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SYNOPSIS ii 
The electronic control techniques used in static frequency changers 
differ considerably, depending on the type of system considered and the 
particular specifications and requirements. Mark-space ratio control and 
pulse-width modulation are among techniques already well-established for 
use with induction motors to provide a variable-speed a.c. drive. 
The project is concerned with the applicability of delta-sigma 
modulation as the basis of a novel method of electronic speed control. 
The techniques involved are well-known in communication systems, where they 
are extensively used in the transmission of speech signals. With a sine 
wave at the input, a delta-sigma modulator produces an output quantised in 
both voltage and frequency, which enables power control to be achieved from 
a fixed d.c. supply.using only a single power controller. This feature is 
of considerable potential importance in the field of a.c. drives, as is the 
fact that the harmonic components of the voltages and currents in the 
circuit are much lower than obtained with most existing techniques. Since 
the frequency of encoding is high, a transistor inverter is more suitable 
than a thyristor inverter for amplifying the control signal before feeding 
to the motor. 
The project aims to outline the main features of a delta-sigma 
modulated speed-control system. Characteristics of. induction motors and 
different speed control methods are discussed. Delta modulation techniques 
are investigated, with consideration given to their potential use for speed 
control purposes. A computer simulation is employed to investigate the 
characteristics of delta-sigma modulation, and the design and performance 
of delta-sigma modulators are outlined. The problems associated with the 
design of the inverter and the driving circuitry are discussed. 
Experimental results are presented from a prototype equipment, which 
provides continuous and reversible speed variation, with controllable 
acceleration and deceleration. Results are discussed and suggestions for 
future research are included. 
LIST OF PRINCIPAL SYMBOLS 
s(m) = slip, for maximum torque 
p 
V 
I 
T 
w 
= number of poles 
= voltage 
= current 
= torque developed by motor, time constant of RC 
integrator 
= stator current per phase 
= frequency 
= angular frequency 
= rotor resistance 
= supply frequency in rad/sec. 
Hi 
= supply frequency in rev/min, secondary turns ratio 
of a transformer 
a,8 = phase angle _ 
~M = delta modulation 
~-LM = delta sigma modulation 
~v = central delta step 
-fO = characteristic frequency of integrator 
i(t) = input to the modulator 
o(t) = output of the modulator 
f 
c 
= error 
= frequency of the clock signal 
XCI) ,Y(I) ,Z(I) 
= 3-phase inputs to ~-L modulation simulator 
= flux 
= collector-emitter voltage of a transistor 
= saturation value of VCE 
IB 
le 
lea 
VEB 
V(BR)EBO 
hPE 
t 
on 
toff 
t 
5 
'[ --
Tl 
dV/dt 
= base current of a transistor 
= collector current of a transistor 
= leakage current of a transistor 
= emitter-base voltage of a transistor 
= breakdown emitter-base voltage 
= forward current transfer ratio 
= turn-on time 
= turn-off time 
= storage time 
= delay time 
= time constant 
= transistor 1 
= rate of rise of voltage 
iv 
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CHAPTER 1 
INTRODUCTION 
1 
1.1 GENERAL 
There are many special-purpose industrial drives which require 
variable-speed operation. In general, variable-speed motor systems have 
used D.C. and/or A.C. commutator motors where a large speed range is 
required. In this respect, the Ward-Leonard system using a D.C. generator-
motor combination is the traditional drive. The outstanding advantage of 
these machines is the ease with which their speed may be controlled, and 
yet provide a suitable torque at all speeds. Their major weakness is the 
commutator and brushgear assembly, giving rise to commutation problems and 
the need for regular servicing. 
By contrast, the A.C. induction motor, which usually operates at an 
almost fixed speed, has a number of distinct advantages. In particular, in 
its Squirrel Cage form it is brushless, cheap, simple, reliable and 
requires little servicing. It can be operated in practically any 
environment, and run at a higher speed and over a wider temperature range 
than the commutator motor. 
It can be seen that a variable-speed A.C. induction motor is the most 
desirable solution to many industrial problems. For this reason, the use 
of induction motors for variable-speed drive systems has attracted a lot of 
attention in the past. 
Induction motors l are fundamentally single-speed machines, that speed 
being dependent on the frequency of the power supply .. The speed of an 
induction motor is given by the following expression: 
f 
n = - (l-s) 
P 
where, 
n = Speed in rev/sec 
·f = Frequency of supply 
p = Number of poles 
s = Slip 
(1.1) 
.' 
It is obvious from equation (1.1) that there are three possible 
methods of varying the speed; 
. a) Varying the number of poles, p 
2 
The speed can be varied in steps by changing the number of poles, 
whilst maintaining a constant supply frequency. Pole-changing motors 
are specially wound and widely used for this purpose. 
b) Varying the slip, s 
In order to vary the slip at a constant torque, resistors can be 
connected in the rotor circuit of slip-ring induction motors. This 
means of control is·, however, largely dependent on load, and cannot be 
applied to squirrel-cage motors. 
c) Varying the supply frequency, f 
Since the speed is approximately p~oportional to the frequency, the 
speed of a squirrel-cage induction motor can be varied by variation of 
the frequency. 
1.2 ROTATING MACHINE SYSTEM 
In the past the solution to the problem of a variable-frequency supply 
lay in the use of rotating machines, (Figure 1.1) .. A D.C.· motor, the speed 
of which was controlled. by varying the field excitation, was used to drive 
a 3-phase alternator, which produced the required supply voltage at a 
controlled frequency. This output was used to drive the induction motor. 
The disadvantages of this system are the high cost and maintenance 
requirements, coupled with the fact that the system has a limited frequency 
range' ... 
1.3 STATIC INVERTER SYSTEM 
2-3 
Static inverters eriable a-supply of direct current or alternating 
3 
current of one frequency to be converted to a supply of alternating current 
at some other frequency. The conversion of very large pm'lers can be 
accomplished with thyristor inverters, which have now replaced much of the 
rotating electrical machinery that was previously used for frequency 
changing. 
The static inverter system, which uses high-power electronic components 
to produce a 3-phase supply of variable frequency, first became realisable 
with the development of the thyratron, a thermionic device capable of 
conducting in one direction only, and then only after an "enabling" pulse 
has been applied to the gate terminal. However, the us.e of thyratron 
systems was limited by both the very high price of these devices (typically 
a 12 A thyratron could cost £50), and their short service life (typically 
one or two years). 
The advent of the silicon controlled rectifier, or thyristor, enabled 
practical systems for static inversion to be developed. Thyristors have 
electrical characteristics similar to thyratrons, but cost only one tenth 
of the price. Theoretically they have an infinite service life, provided 
that'~hey are operated within their ratings, and being solid-state devices 
they require no maintenance and they can be directly controlled electroni-
cally. These advantages have resulted in thyristor-based systems 
superceding motor-generator systems, and the installation of thyristor-
controlled induction motor drive systems is now growing at a rapidly-
increasing rate. 
With the appearance on the market of medium-power, high-voltage, fast-
switching transistors, the application of transistorized inverters for the 
speed control of A.C. machines has become a practical reality. Transistors 
offer some important advantages over thyristors. Since they can be 
switched off easily, by the removal of base drive and the application of a 
4 
voltage of reverse polarity to the base-emitter junction, there is no need 
for any commutation components, and the problem of trapped energy is 
. solved. They can also be operated at very high frequencies. 
1.4 OBJECT OF INVESTIGATION 
The object of the present investigation is to ,determine the 
applicability of delta-sigma modulation to the control of a small 3-phase 
induction motor. The work falls mainly into the following categories: 
(i) Investigation of the characteristics of delta-sigma modulation, from 
the point of view of speed control. 
(ii) Design and construction of a satisfactory wide-range speed control 
system which has the facilities of speed reversal, acceleration and 
deceleration control and the facility for operation in a closed-loop 
mode. 
(iii) Design and construction of a suitable driver and power transistor 
inverter for the amplification of delta-sigma modulated signals to 
supply an induction motor. 
(iv) Investigation of the performance of the induction motor when fed 
from a delta~sigma modulated inverter. 
5 
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Figure 1.1: INDUCTION MOTOR SPEED CONTROL USING ROTATING MACHINES 
CHAPTER 2 
CHARACTERISTICS OF INDUCTION MOTORS AND 
SPEED CONTROL TECHNIQUES 
6 
2.1 INDUCTION MOTOR CHARACTERISTICS 
2.1.1 Torque-Speed Characteristics 
Before elaborating on the methods of static inversion which can be used 
to drive induction motors, it is worthwhile considering the behaviour of such 
motors on sinusoidal supplies, and for this purpose it is helpful to study 
the equivalent circuits of the motor shown in Figure 2.1. 
In Figure 2.l.a we have the basic per-phase equivalent circuit4 at a 
slip s. Considering the motor reduced to standstill with the mechanical 
l-s power output represented by the power loss in a resistance equal to Rr-s;-' 
leads to the equivalent circuit shown in Figure 2.l.b. By referring the 
motor impedances to the stator, and assuming the transformer to be ideal, 
we obtain the equivalent circuit shown in Figure 2.l.c. Finally, by applying 
Thevenin's theorem, the equivalent circuit shown in Figure 2.1.d is obtained, 
where: 
(2.1) 
(2.2) 
in which: 
El = input voltage per phase 
RI = resistance of stator per phase 
Xl = leakage reactance of stator per phase 
Xo = magnetising reactance 
Assuming the power required for the core loss is included in the 
mechanical output, the stator current/phase is: 
Et 
= (2.3) 
The torque developed by the motor is calculated by equating the 
actual mechanical output at a speed w 
s 
to the electrical power dissipated 
in the equivalent resistor R2 (l-s) s of Figure 2.1.c. 
i.e. T .ws (l-s) = 
12 R O-s) 
t 2 s 
7 
(2.4) 
The maximum or pull-out torque is found by differentiating 
equation (2.4) with respect to s and equating to zero, giving the slip 
for maximum torque as 
. (2.5) 
and, by substituting this in equation (2.4), the maximum torque as, 
E2 
t 
Equations (2.5) and (2.6) show that the rotor resistance does not 
effect the maximum torque produced by the motor, but only the speed or 
slip at which this occurs. If, for simplicity the stator parameters 
are neglected, the equations for the current and torque reduce to: 
E2 
I = .~ 2 R2 
X2 + 2" 
.and s 
2 
T 
El2s 
= 222 
w
s
(R2+X2s ) 
respectively. Equation (2.8) has two asymptotes; for s large T et 
(2.6) 
(2.7) 
(2.8) 
! and for s small T et s. The characteristics are shown in Figure 2.2. 
s 
The-operating region for motor action is between zero speed (s=l) and 
synchronous speed (s=O), and if the motor runs above synchronous speed 
(by being driven externally) it acts as an asynchronous generator feeding 
power to the supply. For a slip greater than 1, the machine is in a . 
braking mode, a possibility exploited either by disconnecting the machine 
from the a.c. supply and injecting d.c. at the stator termlna1s (dynamic 
braking) or by interchanging any two of the three stator connections 
(plugging) • 
8 
2.1.2 Induction Motor Drive Stability 
The matching of a motor with the load characteristics is of prime 
importance in any electrical drive, and a simple assessment of the ability 
of an induction motor to cope with a particular load situation may be 
considered with the assistance of Figure 2.2. 
Assuming the motor is operating against a constant load torque, such 
that a balance is obtained when the motor and load characteristics intersect 
at A, it can be seen that should the speed decrease by a small increment 
(say to B), there is an excess of torque available to raise the speed back 
to that at A. Correspondingly, if the speed increases, insufficient torque 
is available to maintain the increase and the speed falls back to that at 
A. In both cases, the initial conditions are restored and the system is 
stable. However, operating at C does not fulfill this requirement, since a 
fall in speed to D is accompanied by a fall in the torque produced by the 
motor, resulting in a continued and rapid decelaration to standstill. 
The above arguement shows qualitatively that the only stable operating 
region for an induction motor is on the negative slope region of its 
characteristics, so that for the motor to be driven over the widest possible 
speed range the region of negative slope must be extended to the whole of 
that range. 
2.1.3 Effect of Input Voltage and the Rotor Resistance on the Torque-Speed 
Characteristics 
Before discussing efficient methods of extending the negative-slope 
region of the torque-speed characteristic, it is valuable to consider the 
effect of input voltage and rotor resistance on this characteristic. 
Increasing the rotor resistance increases the slip at which maximum 
torque is produced, and modifies the characteristic as shown in Figure 2.3. 
It can be seen that the negative slope region of the characteristics can be 
much extended, enabling the speed to be controlled over a wide range simply 
9 
by varying the voltage applied to the stator. However, although a given 
variation in the supply voltage produces a significantly greater speed 
change for a high resistance rotor, it involves excessive rotor-heating 
and requires the motor to be down-rated to prevent thermal damage. Such 
drives are therefore uneconomic, and the use of low resistance rotors for 
all drives exceeding about 1/2 hp is universal. 
2.1.4 Extension of Negative Slope Region by Variation of Supply Frequency 
The negative slope region ofa low rotor-resistance motor can be 
extended over the full speed range desired by changing the frequency of the 
supply. With the applied voltage assumed to be almost equal to the induced 
emf, then 
where: 
V = k~f (2.9) 
k = constant involving the form factor, the winding factor and 
the number of turns of the winding, 
~ = maximum flux per pole, 
V = r.m.s. voltage applied. 
,Since an induction motor is designed to work at a given magnetic 
"loading, the applied voltage must be varied in proportion to the frequency 
if the flux is to be kept constant. If V, but not V/f, is kept constant, 
and the frequency is decreased below the design freq~ency, the magnetic 
circuit saturates, whereas if the frequency is raised above the design 
frequency the iron circuit is not used to its fullest capabilities. Under 
the"condition of V/f constant, the normalised form of the torque-speed 
characteristic is substantially unchanged by any variation of this ratio, 
being primarily dependent on the slip speed, until the frequency is 
sufficiently low for the magnetising reactance to become comparable with 
the rotor circuit impedance. 
The characteristics of the induction motor as the supply frequency is 
changed can be derived from the equivalent circuit, with the supply 
10 
frequency (00 ) treated as a variable, and the overall slip calculated to a 
s 
base of the new maximum frequency (001). Since the supply frequency is 
varied X2 is no longer constant, and when it is replaced with the more 
explicit impedance term 00 L , equation (2.7) becomes, 
s s 
I = 
where s = slip = (00 -00 )/00 • 
s r s 
2 
222 
2 +oosL2. 
s 
Since the torque is given by, 
it follows that, 
If 
sI = slip to base frequency ool=(ool-oor)/ool 
Ss = synchronous speed slip to base frequency ool=(ool-oos)/ool 
sr = rotor slip to base frequency ool=(oos-oor)/ool 
then' 
sr = sI-ss 
and from equation (2.11) 
E2 
2 
·T = 2" . 
. 00 
s 
-,.;.-' 
R2 X2 2 2+ s a r 
(2.10) 
(2.11) 
(2.12) 
Equation (2.12) has the same form as equation (2.8) and it therefore 
gives a torque/slip characteristic of the same shape, provided that 
E2/Ns is maintained constant, as shown by the family of curves in 
Figure 2.4 for various values of ss. 
11 
2.2 DIFFERENT SPEED CONTROL TECHNIQUES 
The past decade has seen the development of many techniques suitable 
for the variable-speed control of a.c. motors in general and induction 
motors in particular. Different design requirements such as speed range, 
efficiency and maximum allowable losses, torque requirements, speed reversal, 
dynamic response, environmental and economic considerations, and accuracy of 
control are some of the factors which affect the choice between the different 
methods available. 
Induction motors can have either a slip-ring, a squirrel-cage or a 
solid-iron rotor. Each has its particular area of application, in which 
different control techniques may be adapted. In drive$ where the speed 
normally varies only within a small range in the vicinity of the maximum 
value (for instance, in continuous rolling mills, blowers and marine 
propulsion), the preference is for slip-ring motors. For drives in dirty 
atmospheres, where corrosive vapours are present, or where there is a risk 
of explosion, squirrel-cage motors are mainly used. Some special loads may 
demand ultra-high speed drives, and when conventional laminated rotors with 
squirrel cages may not withstand the high centrifugal stresses involved a 
solid iron rotor structure is adopted. These and many other factors affect 
the choice of control techniques to be used. 
Generally speaking, the frequency and the supply voltage must be 
controlled in harmony for a satisfactory speed control system. However, 
the exact relationship may depend on the purpose to which the motor is put. 
The torque produced depends on the magnitude of the rotating magnetic field 
and the rotor current, which in turn depends on the slip frequency and is 
reflected in the stator current. Hence, if the maximum rated torque of the 
motor is required at all speeds, the control system should be designed to 
maintain a constant flux density under all conditions. Over most of the 
speed range, this demands a voltag~ approximately proportional to frequency, 
but at very low speeds the voltage must be increased somewhat above the 
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proportional value. In.some applications, it is necessary for the motor to 
be capable of generating a starting torque in excess of the normal full~ 
load torque, when it is advantageous to increase the flux density at low 
frequencies by an increase in the voltage-to-frequency ratio. These two 
conditions are'illustrated respectively in Figure 2.S.a and Figure 2.S.b, 
while a further mode of control that might be employed in, for example, a 
traction control systemS, is shown in Figure 2.S.c. This application 
r~q~ires a particularly high starting torque at low frequencies, which is 
facilitated by an increased voltage-to-frequency ratio. Above a certain 
frequency the ratio is kept constant, and remains so until near one-half 
maximum speed. However, beyond this speed the voltage is kept constant, 
and as the frequency and speed increase the stator flux and the available 
torque, fall. 
Static frequen~y changers, incorporating either power transistors or 
thyristors as the switching elements, provide a particularly convenient 
means of fulfilling the above speed control requirements, and any others 
which are likely to arise. The voltage and frequency can be adjusted 
~ndependently in two separate control blocks, or alternatively a single 
power controller can be employed. The supply can be either d.c. or a.c., 
which is. a significant factor influencing the choice of control method. 
2.2.1 Phase 'Angle Control 
.' A high-frequency a.c. supply can easily be transformed to a low-
frequency supply by phase angle control, which permits certain parts of 
the input voltage to appear at the output, as in Figure 2.6. Such a power 
controller is called a cycloconverter6 , with the required control exercised 
by suitable alteration of the angle a, as in Figure 2.6.d. For a limited 
speed range, or for certain special torque requirements, either the frequency 
or the output voltage of the cycloconverter can be fixed, with the speed 
controlled by changing only the other parameter. The resulting torque-speed 
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characteristics are as shown in Figure 2.7.a and 2.7.b. 
The two characteristics of Figure 2.7 can be combined for simultaneous 
control of voltage and frequency, with the quantities controlled through 
the angle a. The frequency at which a is varied determines the output 
frequency but the time variation of a determines the total area under the 
voltage-time curve over an output cycle and hence the average and r.m.s. 
values. 
Although this technique can be adapted to 3-phase systems, as shown in 
Figure 2.8, it has several disadvantages. Proportional control of voltage 
and frequency requires complex control circuitry and a minimum of eighteen 
switching components. The range of speed available is· not very wide, with 
the upper frequency normally limited to about one third of the supply 
frequency by the increasing harmonic level of the output. Frequencies 
higher than the supply frequency can be obtained~ but forced commutation of 
th~ switching elements is required with is attendant difficulties. Since 
the range of speed variation is limited, it is perhaps not surprising that 
cycloconverter and phase angle control techniques have found little 
application in the speed control of induction motors. 
2.2.2 Rectifier-Inverter Control 8- 10 
D.C. power is conveniently converted to a.c. power through an inverter. A 
3-phase bridge arrangement is shown in Figure 2.9, in which the switching 
elements are assumed to be thyristors. 
An ideal switch in series with a load fed from a d.c. supply would 
produce a rectangular voltage waveform across the load. For a 3-phase 
load, such as an induction motor, it is necessary to have a switching 
configuration to produce three separate vo1tages mutually displaced by 1200 
in time. If the switching elements are numbered 1 to 6 as in Figure 2.9, 
the conduction sequence for each thyristor is as shown in Figure 2.10.a. 
Although the on and off time of each thyristor is shown as a half cycle, in 
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practice switching pulses appear every 1/6th of a cycle. This is explained 
in Figure 2o ll.a and 2.ll.b. 
The basic inverter circuit of Figure 2.9 is made to provide a variable 
frequency 3-phase supply simply by changing the rate at which the conduction 
sequenc~ of the thyristors change. 
In inverter systems which employ thyristors as switching elements, the 
problem of commutation is very important and requires special attention to 
ensure satisfactory operation. 
When thyrist~rs are switched on, they remain so until turned off by 
some external means. Most inverters employ forced commutation techniques ll , 
in which a charged capacitor provides a reverse bias to block the 
particular thyristor and holds this on until the thyristor turns off. For 
low and medium power work, the inverter thyristors may all be switched off 
. . 
simultaneously,and having changed the conduction sequence by adjustment of 
the firing circuitry they may be switched on again. For high power work, 
the thyristors are usually switched off separately, to ensure reliability 
of the system. The charge required on the capacitor may be supplied from 
the d.c. supply feeding the inverter or, alternatively, from a quite 
separate external supply. An inverter controlled in this way will only 
change the frequency of the output; control of the voltage must be 
-accomplished by different means. 
One method of voltage control requires, the additional phase-controlled 
rec~ifier shown in Figure 2.12, to vary the voltage fed to the inverter. 
The main disadvantage of this is that it is difficult to provide reliable 
inverter commutation over a wide range of input voltages. At low voltages 
either large commutating capacitors are required to store sufficient energy 
for commutation or, as is usually the case, a~ auxiliary voltage supply is 
necessary, as shown in Figure 2.12. \~en the voltage level is low the 
controlled rectifier is likely to be in discontinuous conduction and a . 
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smoothing LC filter is also required. This will result in a slow response 
system. 
Figure 2.13 shows an alternative means of controlling the d.c. input to 
the inverter, where a 3-phase uncontrolled rectifier is followed by a chopper 
and a filter. This circuit has the advantage of a good power factor at the 
a,c. input, and a possibly faster response due to the smaller LC filter time 
constant on the output of a high-frequency chopper. 
In both methods, the power delivered by the inverter is handled twice, 
once by the d.c. voltage control and once by the inverter, which means an 
increased number of components. A further disadvantage is the need for a 
separate commutation capacitor supply. The harmonic content of the output 
voltage contains" a high proportion of both 5th and 7th components, which 
limits its use for low-speed control applications. 
Instead of using two separate units, control can be accomplished by 
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a single power unit controlled by pulse-width-modulation technIques 
A rectifier can supply a constant d.c. voltage to the inverter, with both 
the voltage and the frequency being controlled by the" circuit of Figure 2.14. 
The harmonic content in the output is much reduced, and filtering is 
"accomplished by the inherent time delays of the motor. " The P.W.M. circuit 
has the advantages of good power factor to the a.c. line, fast response, no 
auxiliary rectifier supply and a low number of switching components. 
Regeneration to the d.c. supply is immediately possible, but regeneration 
to an a,c. bus requires another power controller. 
2.2.3 Modulation Techniques14 
The choice of the particular method of" pulse width modulation rests 
on the requirements of the application. When high-frequency switching.is 
necessary for an improved performance and for reduced losses in the motor, 
the switching losses in the inverter (due to the high operating frequency) 
must be kept to a minimum. 
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The basic method of voltage control is provided by the pulse width 
modulated square wave shown in Figure 2.15. The output waveform contains 
all odd harmonics of the fundamental, and these become large with respec~ 
to the fundamental at low output when the pulse width is very narrow. 
Under this condition the amplitude of the harmonic voltages approaches that 
of the fundamental, and the technique is only suitable for systems which do 
not require control down to very low speeds. 
To reduce harmonics further, the number of pulses per cycle needs to be 
increased. Figure 2.16 shows the magnitudes-of the harmonics of three pulse 
and ten pulse per half cycle systems. As the figure shows, the magnitudes 
of the harmonics are substantially reduced. As the number of pulses per 
half cycle is increased, the amplitudes of some higher harmonics become 
significantly greater, but such harmonics produce negligible current in a 
motor. 
As more pulses are used the harmonic magnitudes are reduced further, 
although it also becomes more and more difficult to generate the required 
inverter sequencing. However, this technique can be used in conjunction 
'with harmonic cancelling systems without increasing the number of inverters. 
An improved modulation technique involves a sine \~ave envelope, and 
can be formed by the action of a comparator which mixes a sawtooth wave-
form with a reference sine wave, as shown in Figure 2.17.a. As can be 
seen from Figure 2.17.b, the harmonic level is reduced considerably and a 
much better approximation to a sine wave results. 
However, additional ~roblems may arise if the sawtooth waveform is 
not synchronized to the reference sine wave. In such cases, especially if 
the switching frequency of the inverter is low (which is the case if the 
swi tching element is a thyristor) the resulting wave form "j i tters" and 
consequently contains even harmonics and a d.c. component. A high 
switching to output frequency ratio can eliminate this problem, but if this 
cannot be achieved (as is the case with thyristors) it is better to 
synchronize the two waveforms. -
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CHAPTER 3 
DELTA MODULATION TECHNIQUES 
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3.1 DELTA MODULATION 
. 15-16 Delta-modulation techn1ques are well known in communication 
I 
systems, where they are extensively used for the transmission of SpeeCh\ 
signals in binary form. The principles of operation and the behaviour of 
a de1ta~modu1ated system can easily be understood by consideration of 
Figure 3.1. Here, P.M. is a pulse modulator which passes pulses from the 
pulse generator P.G. to tpe network F1, with one polarity if the voltage E 
is positive and with the opposite polarity if E is negative. The output 
signal e1 of this network is compared with the signal eO to be transmitted, 
and the difference signal E is applied to the modulator. If the network F1 
is chosen such that the system is stable, each pulse a~tempts to reverse the 
polarity of the difference signal E, with the result that the mean difference 
between the information signal eO and the. output signal e1 of the feedback 
network F1 is small. 
Details of the system may be developed from the simple feedback circuit 
shown in Figure 3.2, containing a clipping amplifier A and a periodically operated 
switch S. Figure 3.3 shows the characteristics of four possible feedback 
systems where 
a) A is linear and switch S permanently closed, so that V is normal, and 
continuous. 
b) Switch S is closed periodically, so that V is quantised in time. 
c) Amplifier Ais used to clip the input, so that with S permanently 
closed V is quantised in amplitude. 
d) Voltage V is quantised both in time and in amplitude, by the clipping 
amplifier A and the periodically operated switch S. 
Thus, if a suitable integrating network is incorporated in the feedback 
loop this becomes a delta modulation system. A delta modulator coder and 
decoder are shown in schematic form in Figure 3.4.a and 3.4.b respectively. 
The coder is seen to be a non-linear sampled data control system, in 
which the comparator compares the analog input signal i(t) with the integrated 
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version of the digitally encoded signal obtained from the modulator f(t), 
to decide which of the two has the larger amplitude. Although the 
comparison process is continuous, the digital output signal e(t) shows 
only the difference at a particular instant, and the term "delta" arises 
from this difference. If, at any instant of time, i(t»f(t), a "high" or 
"positive" output will result, but if i(t)<f(t) the output is "low" or 
"negative". The analog signal i(t) thus results in the coder producing at 
its output a stream of binary pulses, of duration T and amplitude +V or -v. 
Integration of these pulses &ives f(t), and since the pulses are very 
narrow, f(t) consists of steps of magnitude y=VT. For every positive 
pulse at the coder output f(t) increases by y, and every negative pulse 
results in f(t) decreasing by y. The value of the output Q(t) is decided 
at regular clock instants, such that Q(t) is given by, 
Q(t) =V sign (i -f ) 
r r 
h th I" " at t e r samp lng lnstant. 
Suppose i(t) increases suddenly, causing e(t) to be positive for a 
number of clock periods. During this time set) is +V, and at each sampling 
instant a positive pulse is passed to the integrator causing f(t) to 
increase by y. Eventually, when f(t) > i (t), the error changes sign, and 
provided that e(t)<Q at the next sampling instant, a negative pulse is 
produced at the output of the modulator. This negative pulse reduces f(t) 
by- y, and for as long as e(t)<Q at each sampling instant, f(t) is decreased 
by y until the error changes sign. The action of the modulator is thus to 
produce a waveform f(t) which tracks the input i(t), with a "step like" 
waveform which never differs from i(t) by more than ±y. This process is 
illustrated in Figure 3.5. 
It can also be seen from Figure 3.5 that the rate of occurrence of the 
binary pulses at the output of the modulator is proportional to the 
instantaneous value of the slope of the input signal i(t). Thus, whe~ the 
---------------~--------------------------------------------------~ 
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slope of iCt) is positive, the output QCt) consists of more positive pulses 
than negative ones, and vice versa when the slope of iCt) is negative. 
When the magnitude of the slope of iCt) is small the pulses in the QCt) 
waveform frequently alternate, and when the slope of iCt) is zero, the QCt) 
waveform consists of pulses of alternate polarity. Figure 3.6 shows the 
waveforms at various points of the modulator, when a sine wave is present 
at the input. 
In the previous analysis the integrator has been assumed ideal. In 
practice, the output pulses are of finite duration, and the response of an 
RC integrating network to these pulses is exponential rather than increasing 
in steps. 
In Figure 3.4.b a delta modulation decoder is shown. As seen, the 
input is integrated and the function fCt) obtained. High frequency effects 
contained in the rising and falling parts of each fCt) step are removed by 
filtering fCt), by a filter whose frequency band is identical to the 
frequency band occupied by iCt). 
As described, delta modulation contains information on the slope of 
the input signal, which means that d.c. signals cannot be encoded. 
Consideration of Figure 3.6 indicates that the output from a delta 
modulator must first be integrated, to recover the original signal, 
before it can be applied to a motor for speed-control purposes. However, 
following integration the delta-modulated signal becomes an analog signal, 
and since subsequent amplification requires a normal amplifier with 
biassed transistor elements, delta modulation is not suitable for the 
speed control of an induction motor. 
However, this difficulty is easily overcome by integrating the input 
signal before it leaves the modulator, so as to generate output pulses 
carrying the information corresponding to the amplitude of the input 
signal. Delta-sigma Cb-E) modulation is a realization of this principle, 
but before going into the behaviour and operation of b-E modulators it will 
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be useful to derive some of the parameters which are necessary for a better 
understanding of its use. 
3~1.1 Derivation of the Overload Characteristic 
An important aspect of delta modulation is the problem of overloading. 
Assuming an RC network is used for the integrator, the slope of the 
exponential response to a step input determines the maximum rate at which 
the integrator output can move. If either the amplitude or the frequency, 
or both, of the signal are raised sufficiently, its slope exceeds that of 
the exponentiai curve, when the modulator can no longer track the input 
signal and increased distortion will result. However, as long as the slope 
of the input signal is .equal to or less than the slope of the exponential 
curve at the amplitude common to both, there will be an output from the 
coder which closely follows the input signal. By referring to Figure 3.7, 
and considering the two points A and B respectively on the exponential 
response leading to +V with time constant T and on the sine wave E sinwt 
of the same amplitude, and assuming the digitised levels of 0Ct) to be ±V, 
the slope of the exponential at amplitude v is 
_ V-v 
-T 
and the slope of the sine wave at the same amplitude is 
221 
= wCE -v ) 2 • 
The difference in slopes, 
D = CV-v)_ wCE2_v2)~ 
T 
which is a function only of v. The minimum difference occurs when 
E 
v = -~=--o::--r 
(l+w2T2}1 
and the value of D for this minimum condition is 
D . 
mIn 
= V-ECl+w2T2)! 
T 
The overload condition is given by D . =0, when 
mIn 
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E = v (3.1) 
which identifies the relation between E and wand specifies the 
overload characteristic. 
3.1.2 Derivation of the Threshold of Coding 
In Figure 3.8 the "central delta step" is the change in the integrator 
voltage during one clock pulse period. The minimum amplitude below which 
the input fails to excite the modulator occurs when the peak-to-peak 
amplitude of the signal is smaller than the central delta step. The 
threshold of coding is defined as 
E = bv 
min 2 
where bv is related to other parameters by 
and 
V 1 
. bv = T • r 
1 
T = 21TfO 
c 
where fO is the characteristic frequency of the integrator. 
By. substitution: 
1TVfo 
Emin = T 
and with the input dynamic range of the system defined as the ratio 
of the overload level to the threshold of coding: 
E 
max r-:- = 
ID1n 
3.1.3 Quantisation Noise17 
(3.2) 
(3.3) 
Quantisation noise arises as the reconstructed signal f(t) attempts 
to follow the original signal by successive approximations. Although it 
is normally defined as the difference or error between the input signal 
i(t) and the reconstructed signal f(t), it may also be defined as the 
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difference bebleen i (t) and the final filtered output. The first of these 
will give a larger error signal and since there is no exact relation between 
i(t) and f(t) the difference signal will have a random variation. 
When the input to the modulator is zero, the pattern of the digital 
output is 1010101. The integrator output is thus a triangular wave with 
peaks 
(tw)2 
12 
!JoY 
of 1 2' and the mean square difference between this and the input is 
This is the total error energy, and is contained in a line spectrum 
of the multiples of f. When a sine , ... ave input is applied the error is 
c 
greater. 
3.1.4 Characteristics of Delta Modulation 
The equations so far derived characterise the performance of a basic 
delta modulator. Reference to equations 3.1, 3.2 and 3.3 suggests that for 
the best performance the characteristic frequency fO of the integrator 
should be as small as possible. But (from equation 3.1) this may cause the 
overload characteristic to fall within the bandwidth of the input signal. 
In order to have a flat dynamic range, fO must be chosen to be either equal 
to or greater than the maximum input signal frequency. 
,The equations also suggest that the best modulator performance is 
obtained with a high clock frequency. Figure 3.9 shows the characteristics 
of a basic delta modulator, and it will be seen that for low frequencies 
amplitude overloading is dominant, and that as the frequency of the input 
sine wave increased the slope overload effect prevails. 
3.2 DELTA-SIGMA HODULATION 
To avoid differentiation of the input signal, an integrator can be 
included at the input to the delta modulator, when the output becomes 
coded with information on the amplitude of the input signal. This 
modification results in delta sigma modulation (6-E M) which, although 
similar to pulse code modulation, differs in that P.C.M. involves the 
generation of an n-digit code, whereas since 6-E M requires18 only a 
single-digit code it is therefore much less complex. 
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The block diagram of a 6-E modulator is shown in Figure 3.10, and the 
modulator operates as follows: 
The quantiser produces an output of +V when e(t»O and -v when e(t)<O, 
and the output set) appears at sample times with a sampling interval T. 
The comparator combines the integrated analog input signal with the 
integrated version of the digitally encoded signal, to decide which of the 
two has the larger amplitude. Since the encoder functions in such a way 
that the output follows the input, the analogue input is converted to a 
digital signal. 
Noting that 
e(t) = Ii(t)dt - fO(t)dt 
= I[i(t) - O(t)]dt 
we can replace the two separate integrators in the block diagram of Figure 
3010 by a single integrator in the forward path, leading to the simplified 
block diagram shown in Figure 3.11. 
Figure 3.12 shows the output of a 6-E modulator, for a staircase 
input. As seen, the output contains information on the level of the input 
amplitude. When no input signal is applied, the modulator is said to be 
idling, and Figure 3.13 shows the corresponding wave forms at different 
parts of the circuit. As can be seen from the figure, the output consists 
of. pulses with a frequency of one-half the clock rate, where the clock rate 
is the frequency of the switch. The mean output of the modulator when 
idling is zero. 
3.2.1 Derivation of the Overload Characteristic 
By applying the same argument as in 3.1.1, the slope of the 
exponential at an amplitude v is v~v , and the slope of the output from the 
RC integrator at the modulator input is 
The difference D is 
dV _ ooEcosoot = 
dt - (1+oo2r2)! 
V-v 00 2 2 2 2 ! D = T- 2 2 !' [E -v Cl+oo r )] 
(1+00 T ) 
which must be equal to or greater than zero to avoid overloading. By 
differentiating D with respect to v, and equating to zero,_ we obtain 
E 
v = 2 2 
1+00 T 
and substituting this into the above equation and putting D . =0 the 
m1n 
limit of the non-overload condition is obtained as 
E = E = V max 
This result illustrates the advantage of ~-E modulation, in 
providing an overload characteristic independent uf tIlt:: input 
frequency. 
3.2.2 Derivation of the Threshold of Coding 
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(3.4) 
With ~-E modulation the threshold of coding is modified, although 
it still remains related to the central step size ~v, where 
V 1 2'11VfO 
IW=T'f= f 
c c 
With an input signal iCt)=Esinoot, the peak output from the input RC 
integrator is E/Cl+oo2r2)!, so that using the definition of the threshold 
of. coding 
or 
E 
E = E . 
m1n 
= 
~v 
2 = 
, 
The input dynamic range of the modulator is given by 
E 
max V 
--=- 22! 
Emin (1+00 T ) TIVfO 
= 
f 
c 
(3.5) 
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or 
E 
max 
~= 
f 
c (3.6) 
m1n 
It will be seen that, unlike the overload characteristic, the 
threshold of coding is frequency dependent, and that it increases with 
the input signal frequency. However, comparison of equations (3.3) and 
(3.6) shows that the input dynamic range is the same as that of the 
basic delta modulator. 
3.2.3 Characteristics of Delta Sigma Modulation 
Although 6-E modulation has the flat overload characteristic 
specified by equation(3.~, and is limited only by the digital levels iV, 
the threshold of coding is not flat and varies with the input signal 
frequency. At frequencies above the cut-off frequency of the integrator 
fO' the threshold of coding increases, and the value of the time constant 
T is therefore dependent on the input signal bandwidth. 
Reference to equation ~.~ indicates that reducing V reduces the 
threshold of coding and increases the dynamic range. However, for stable 
operation of the comparator, V cannot be reduced below a minimum voltage. 
Figure 3.14 shows the characteristics of 6-E modulation, and it is clear 
that as the frequency increases thefureshold of coding approaches the 
overload level. 
3.3 DELTA SIGMA MODULATION WITH DOUBLE INTEGRATION 
The performance of delta sigma modulators can be improved by using a 
second integrator immediately following the first, both to reduce the 
quantisation noise and to in'crease the dynamic range at high frequencies. 
The integrator required is shown in Figure 3.15, for which the transfer 
function is 
(3.7) 
~-~ ~ ~~~-------------------------------
where, 
1 f =-3 2'lTrC2 
The magnitude ofH(f) 
IH(f) I 
which reduces to, 
IH(f) I 
if f3 is large • 
. 3.3.1 Overload Level 
The condition for the overload level is given by 
E = VIH(f) 1.IH-l(f)1 = V 
max 
where V is the level of the digital sequence and IH(f)/ is given by 
equation (3.11). 
3.3.2 Thresho}d of Coding 
EIH(f) / = ~v/2, is the condition for the threshold of coding. 
Thus, 
Eflf2 ~v l6Vfl f 2 
(f2+f~)~(f2+f~)! = :r = 'lTf~ 
or E = E. = 
mn 
l6V(f2+fi)!(f2+f~)! 
1Tf2 
c 
The dynamic range is determined by Emax/Emin' as 
'lTf2 Emax c 
-E
m
-'-
n 
= -16-(-f~2-+ f-::i:-)'l-( f--"2;-+~f~;;-)-r1 
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(3.8) 
(3.9) 
(3.10) 
(3.11) 
(3.12) 
(3.13) 
(3.14) 
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3.3.3 Characteristics of Delta Sigma Modulation with Double Integration 
The equations derived in the sections above characterise the 
performance of ~-E modulators with double integration. The input dynamic 
range of a ~-E modulator with double integration is proportional to the 
square of the clock frequency (equation 3.14), whereas in the case of a 
single integration it is proportional only to the clock frequency (equation 3.6). 
The signal-to-quantisation noise of ~-E modulation with a single 
integration is derived in Appendix 1 as 
s 3 (f ) 3 c for fO«B (3.15) N- 41T2 (B)3 q 
where B is the low-pass filter bandwidth in the decoder. In the same 
Appendix, the signal-to-noise ratio with double integration is shown to be 
s . 
N
q 
= 
f5 
c 
with the quantisation noise for single and double integration being 
N = 
21T 2y 2(B)3 
q 3(f )3 
c 
and Nq 
6.l44B3y 2 2 2 
= • (3B +5f2) f5 
respectively. c 
As can be seen from equations 3.17 and 3.18, the quantisation noise 
is decreased by using a ~ - E modulator with a double integrator. It is 
. inversely proportional to the fifth power of the clock frequency and 
proportional to the fifth power of the low-pass filter bandwidth. In 
both cases increasing the clock frequency will therefore give a much 
better dynamic range. 
(3.16) 
(3.17) 
(3.18) 
-------------------------------
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CHAPTER 4 
DIGITAL COMPUTER SU1ULATION OF DELTA SIGMA ~1ODULATION 
-------------------------------------
There are various parameters upon which the operation and performance 
of a de1ta-sigma modulator depend. These include the amplitude and the 
rate-of-change of the input signal, the frequency of encoding (i.e. the 
clock rate), the method of integration and its characteristics, the level 
of the binary sequence at the output and the central step size. The design 
of a satisfactory mo~u1ator depends upon a careful choice of the circuit 
components and a thorough knowledge of how various parameters affect the 
operation, as well as on a full definition of the performance requirements. 
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Digital computer techniques are most suitable for an analysis concerned 
with the effect of changing one or more parameters on the characteristics 
under investigation. The techniques also yield to easy analysis, and by 
providing useful information on the different aspects of the system they 
make possible a complete and thorough understanding of the performance of 
the system. 
This chapter is concerned with the digital computer simulation of 
de1ta-sigma modulation. A general description of the simulation technique 
is made and the important aspects of the program are illustrated with the 
aid of a flowchart. The complete program is included in Appendix 2. 
Results obtained from the simulation in the form of both numerical and 
. graphical printouts are included and discussed. 
4.1 BASIC FLOWCHART OF THE SIMULATION 
F~gure 4.1.a and.b show the flowchart of the computer simulation, 
which is broken down into blocks corresponding to both the physical system 
and the subroutines used. 
The program starts with the reading of the first set of input data 
values, and the input to the modulator is then generated. Having generated 
the :input sine wave forms, various parameters are given initial values. 
These include the first set of comparator, integrator and quantiser output 
values. Then, for each value of the input, the program computes a value 
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for the output, and stores this in the memory. Having finished all the 
input values, the program goes on to print the calculated values and plots 
these as graphs on the line printer for initial investigation purposes. 
The second part of the program is concerned with the calculation of 
the Fourier components of the digitally-encoded output signal. Two sub-
routines are used for this purpose: to provide a mutual check. Changes in 
the fundamental and the harmonic components as a function of the input sine 
wave amplitude and the clock frequency are printed by the line printer, and 
plotted by the offline plotter for detailed investigation. The program, 
having checked if any more data is present, ends. The details of the 
computer program is included in Appendix 2. 
4.1.1 Input Wave form Generation 
The input generated for the delta-sigrna modulator is a sine l.,rave, since 
it is this sort of waveform which is modulated and applied to the motor. 
Since it is necessary to change the amplitude of the input sine wave, and 
to investigate the effect produced in the output, it must be generated in 
such a way that its amplitude can be changed easily. 
Assuming that the sine wave is simulated discretely by N points on each 
complete cycle, it may be defined by the following expression 
XCI) = C x SIN(PI x N/2j 
where 
PI = 1T 
M = 1-1 
C = is the amplitude of the input sine wave 
and I changes from 1 to N+l. 
With the above presentation of the sine wave amplitude, the required 
information is easily obtained by changing the value of C and repeating the 
process. The program computes values of XCI) for a series of time 
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intervals, and stores these in the memory for use as inputs to the delta-
sigma modulator. 
Since N determines the number of comparisons to be made by the 
comparator, the clock frequency is also determined by N.' For different 
clock frequencies N should be changed. To generate 3-phase input sine 
waves the following expressions are used; 
X(I) = C x SIN(PI x N72~ 
Y(I) C x SIN(PI x M 2 x PI~ = N/2 + 3 
Z(I) C x SIN(PI x M 2 ~ PI~ = N/2 -
Figure 4.2 shows the output of the delta-sigma modulator for different 
input wave shapes and Figure 4,3 shows the outputs for 3-phase input sine 
waves. 
4.1. 2 Delta-Sigma ~fodulation 
The modulator consists of a comparator, an integrator, a quantiser and 
a bistable. Since the computer functions digitally, operation of the 
pistable (which functions as a sampler) is taken care of automatically and 
is inherent in the simulation. 
The comparator performs the subtraction between the amplitude of the 
-sine wave X(I) = C x SIN(PI x N/2) and the output of-the switch Zl(I-I). 
Since there can be no output before there is an input, the output lags the 
input by one clock pulse period. Taking this into account implies a 
subtraction following integration; thus AI(I) = XCI) - Z-lCI-l) rather than 
X (1) - Zl Cl) • 
The difference between the two signals is fed to the quantiser. This 
acts as a level detector, and decides which of the two possible levels the 
output ZlCI) should take. Thus, if the input BCI) is positive the output 
(R) is positive and if B(l) is negative then it is negative. 
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Having completed the computation for each of the N points, the program 
ends with the corresponding values of the outputs of the comparator, the 
integrator and the quantiser stored in the memory. 
Figure 4.4 shows the outputs of the comparator, the' integrator and the 
quantiser when no input signal is present i.e. the idling situation and 
Figure 4.5 shows the same outputs for a sine wave at the input. 
4.1.3 Graph Plotting 
The values obtained at various points of the program are plotted on the 
line printer for initial investigation purposes, by means of the subroutine 
PLOTM which can be used to draw a maximum number of ten graphs on the same 
set of axes. 
The final results are presented as graphs, drawn by the off1ine 
plotter using the GRAF subroutines available in the NAG (Nottingham 
Algorithms Group) library at the University of Loughborough Computer Centre. 
The UTP subroutines used in the program include UTPOP - to open the plotter, 
UTPCL - to close the plotter, UTP4A - to draw and scale a set of axes and 
UTP4B - to join a set of points with either straight lines or curves. 
A special subroutine (Subroutine HISTOG) has'beendeve1oped to 
scale input data for UTP4B, so that the output of the de1ta-sigma modulator 
can be drawn by the offline plotter in the form of an histogram. 
4.1.4 Noise and Distortion 
- Random numbers with a Gaussian probability-density function are used 
as noise for the purpose of investigating the effects of noise on the output 
waveform and harmonics. Subroutine UTRl of the USUB subgroup of the NAG 
library is employed for this purpose. 
Distortion is added in the form of asymmetry introduced at the quantiser. 
The two levels of the quantiser are Rand RR, and for distortion to be 
present the values of Rand RR should be different and of opposite signs. 
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The change in the characteristics of the quantiser is explained below. 
RI---
Rt---
---InR 
----IRR 
4.1.5 Fourier Analysis 
The Fourier components of the digitally encoded output of the delta-
sigma modulator are found by means of two subroutines, the first of which 
gives the amplitudes of the harmonic components relative to the fundamental. 
This subroutine (FOURY) gives an output of NI harmonics, where NI ~ N/2 and 
N is the number of ordinates, which must be even. The subroutine FOURY is 
included in Appendix 2. 
The output of the second subroutine (NAG Library Subroutine C~GAAF) 
provides not only the relative harmonic components but also their absolute 
values, thereby making it possible to plot the absolute values as a 
function of the input signal leve~ for different clock frequencies. The 
subroutine calculates the finite Fourier transform of 2Ml/2 real data 
values, using the Cooley-Tukey algorithm, where Ml is an even integer not 
less than 4. Apart from this the inputs and outputs of the subroutine can 
be interchanged, which can be used as a check on the results. 
4.2 RESULTS 
The levels of the fundamental and the harmonic components of the 
digi tally encoded signal were computed as a function of both the clock 
frequency and the input sine wave amplitude. Assuming an input sine wave 
frequency of 50Hz, the clock frequency fl is 27 x 50 = 6.4kHz. The clock 
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frequency was increased by a factor of 2 and the computation repeated at 
clock frequencies of 6.4kHz, 12.8kHz, 25.6kHz and 5102kHz. A base of 2 is 
necessary in the subroutine C~6AAF which is used to compute the harmonic 
components. 
4.2.1 Effect of the Clock Frequency and the Input Sine Wave Amplitude C 
on the Harmonic Content 
Figure 4.6 to Figure 4.19 show the first 40 harmonics as a percentage 
of the fundamental, for four different clock frequencies and for different 
values of the input sine wave amplitude C between 0.2 to 1.5~. The figures 
also show the input to the modulator and its output for the two different 
clock frequencies (i.e. sampling rate) f1 and f 1;'2. These figures 
establish how encoding is affected by the clock frequency, and show that at 
higher clock frequencies encoding is greatly improved. When C is low the 
harmonics are very large, especially at lower clock frequencies, and as the 
order of the harmonic increases so too does its relative magnitude. For 
instance, Figure 4.6 shows that all harmonics above the 19th are greater 
than of all the lower harmonics. This is due, at least in part, to the 
fact that since C is low it is difficult for the modulator to encode properly. 
A further reason is that, since the clock frequency is also low, the effect 
of the harmonics created by the sample action of the bistable plays an 
increasingly greater role on the overall harmonic content of the \..rave form 
as the order of the harmonics increases (the total harmonic spectrum 
consists of the fundamental and its odd-order components plus the clock 
frequency component and its components). This effect is clearly seen in 
Figure 4.6. 
However, as the clock rate increases the level of the higher harmonics 
drop significantly, but that of the lower harmonics remain more or less the 
same (refer to Figure 4.6.c), indicating that as the clock frequency is 
increased not only do the harmonics generated by the sampling action of the 
switch (bistable) drop but also since the input level C is low and the 
encoding is not satisfactory the lower harmonics remain substantially 
unchanged. This indicates that an increase of clock frequency when the 
input level is very low has very little effect on the operation of the 
modulator. 
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When C increases all the lower-order harmonics are considerably 
reduced, although the higher-order harmonics still remain of a considerable 
amplitude for lower clock frequencies. This is shown clearly by an 
investigation of harmonics higher than the 19th in Figures 4.9 to 4.14, for 
a clock frequency f l • It is also clear that as the clock frequency 
increases the level of these harmonics drops considerably. 
For the case of overmodulation, when C is greater than 1.0 (Figures 
4.15 to 4.19), the level of the lower-order harmonics increases steadily, 
with the 3rd-harmonic being dominant. The output is almost a square wave 
and, unlike the higher-order harmonics, which still reduce as the clock rate 
increases, the third does not depend significantly on the clock frequency. 
The results of Figures 4.6 to 4.19 and the above discussion lead to the 
conclusion that, for optimum encoding, the cases of overmodulation and 
undermodulation should be avoided. 
Figures 4.20, 21, 22 and 23 show the change in the fundamental, 3rd, 
5th and 7th harmonics as the input sine wave amplitude C is varied, for four 
different clock rates. Consideration of the fundamental shows that it 
passes through an initial nonlinear region before entering a linear region. 
This is as expected, since, when the threshold of coding has been reached, 
the encoding characteristics are not correctly achieved. The point at which 
the fundamental intersects the y-axis is -22.49dB for C = 0.1 and -0.7dB 
for C = 1.05. 
It will also be noted from Figure 4.20 that the harmonics tend to 
increase towards both ends of the x-axis scale. This is again as expected, 
since at one end the threshold level is approached and at the other end the 
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modulator is becoming overloaded. The three harmonics shown follow more or 
less the same pattern, being l3dB less than the fundamental at the lo,~er 
end of the x-axis and about 35dB less at the upper end. Between the two ends 
the level of the harmonics is even lower, and in this region where encoding 
is satisfactory all the harmonics are at least 35dB down on the fundamental. 
At lower clock frequencies, the fundamental remains the same, but the 
level of the harmonics increases steadily. Furthermore, a comparison 
between Figures 4.20, 21, 22 and 23 shows that as the clock rate reduces 
the effect of the higher order harmonics increases. This is clearly 
evident in Figure 4.23, where the level of the 5th and 7th harmonics 
exceeds that of the 3rd.Comparison of Figure 4.20 and Figure 4.23 reveals 
that the level of harmonics is increased roughly by a factor of 10dB by 
reducing the clock frequency by a factor of eighth. 
4.2.2 Effect of Noise 
In Figure 4.24, the sine wave input with added noise and the 
corresponding output of the modulator are plotted for thr~e different input 
amplitudes C, corresponding to undermodu1ation, normal modUlation and 
overmodu1ation. 
Figures 4.25, 26, 27 and 28 show the fundamental, 3rd, 5th and 7th 
'output harmonic components as a function of the amplitude C at four 
different clock frequencies. Comparison with Figures. 4.20, 21, 22 and 23 
sho,~s clearly that the fundamental is the same and that the harmonics 
follow the same pattern as in the absence of noise. However, as the clock 
frequency is reduced the effect of harmonics increase rapidly, and at a 
clock rate of 3f1, the level of the 5th and 7th harmonics exceeds that of 
the 3rd harmonic. A comparison of the levels of the harmonics with and 
without noise reveals that they are higher for the former, with the 
difference being about 10dB. 
Increasing further the level of noise will thus result in a further 
increase in the level of harmonics. 
4.2.3 Effect of Distortion 
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Distortion is introduced into the modulator by a change in the 
characteristics at the quantiser. Normally the level here is either ±lV, 
depending on the input, and changing these levels to +0.7V and -1.3V will 
cause asymmetry on the characteristics of the quantiser. This is illustrated 
in Figure 4.29, where the delta-sigma modulated outputs are plotted for 
three different values of the input sine wave, which is itself contaminated 
by noise. The response of the delta-sigma modulator is clearly affected by 
the asymmetry introduced between the positive and negative cycles of output, 
and both even and odd order components are now present. 
Figures 4.30, 31, 32 and 33 show the variation of fundamental and the 
first three order harmonics with C, and comparison of these with Figures 
4.25, 26, 27 and 28 reveals that they are higher than when only noise is 
present. Furthermore, investigation of the computer printout reveals that 
~here is now present a d.c. component, which is about equal in amplitude to 
the fundamental. 
The result of this section indicates that an improper adjustment or 
-design of a delta-sigma modulator may lead to the presence of additional 
and unwanted distortion at the output, and this must clearly be avoided in 
any_system which is constructed for a speed control application. 
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Figure 4.6: INPUT AND OUTPUT WAVEFORMS AND THE HARMONIC COMPONENTS 
EXPRESSED AS PERCENTAGES 
HARNONIC ANALySIS 
C=O.20 
-NO PERCErH AG E· PERCENTAGE PERCENTAGE PERCENTAGE 
fc10ck = 8f1 . fc10ck = 4f 1 fc10ck = 2f1 fc10ck = f1 
1 ' 100,0000 100,0 000 100.0000 100.0000 
3 5.7891: ' 3.9399 3,6897 5,4726 
5 4'~ 5966 3.8335 3,1270 12.5796 
7 ,5'.6179 5.1711 8.5812, 22.6957 
9 4.3778 4 ,0036 '( .5748 17.4814 
11 2.3731 2.9661 '8,1488 19.3983 
13 2.0162 3.5983 3,0991 13.6207 
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17 2.4654 2.8751 15.9863 30.5761 
19 2.162·/ 0.5498 12,167 O· 41.1958 
21 0,6676' 5,2305 7,0057 60,6157 
23 2.0435 3.9519 18.2769 57.5 32R 
25 0,8344 7 , 1 86[) 23.2074 7,6/t24 
27 0.9141 10,4147 2.834Q 43,8343 
29 1,8584 2.9150 40'.4240 9.9492 
31 3.0446 11.7668 17.8 /.01 28,8042 
33 1,8473 3,0134 34.57'2 48.8084 
35 0,76/.1, 7,6507 26,1316 14'.843/. 
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Figure 4.7: INPUT AND OUTPUT WAVEFORMS AND THE HARMONIC COMPONENTS 
EXPRESSED AS PERCENTAGES 
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HARI-ION I C ANALYSIS 
Cc:;O,30 
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Figure 4.8: INPUT AND OUTPUT \~AVEFORMS AND THE I1ARMONIC COMPONENTS 
EXPRESSED AS PERCENTAGES 
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Figure 4.9: INPUT AND OUTPUT \'lAVEFORMS AND THE HARMONIC COMPONENTS 
EXPRESSED AS PERCENTAGES 
. HA R~10N I C ANALVSIS 
C:::O,:;O 
NO PERCENTAGE PERCENTAGE PlcRCE~ITA~f PERCENTAGf. fc10ck = 8f1 fc10ck = 4f1 c10c = 1 fc10ck = f1 
1 100.0000 100.0000 100.0000 100,0000 
3 O~2325 0.9726 1.3582 1.1876 
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33 0.7531 2.6647 6.0273 19,5746 
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39 1. 9337 1.6283 18.9706 38.7425 
41 1 • 7277 . 1.0852 15.4420 17.2226 
"-
(c) . -- -
r- ,..-,....--.-r-
r-flD 
,0 
Dc) - :-- r- t--
c-I t--
-X , I 
r-
({l 1-0 ~ ::J C - ~ 0...., Z 
,........ 
Ca) Input and Output Waveforms for f1 
f1 
C) Cb) Input and Output Waveforms for f2 = T 
Cl 
64 
r 
('.I 
:-- I! 
_ uU ill 
- ~~--------~I---------I'--------'I--------.'I---------'I 
, 0.010 0.264 0.518 0; 772 1. 026 1. 2GO 
TIME XIO-2 
Figure 4.10: INPUT AND OUTPUT WAVEFORMS AND THE HARM~NIC COMPONENTS 
EXPRESSED AS PERCENTAGES 
HARI'1orH c ANALVSIS 
C=Ot60 
. f~O PERCENTAGE PF~CENTAGE PERCENTAGE PE R C Ern AG E fc10ck = 8f1 fclock = 4f1 fc10ck = 2f1 fc10ck = f1 
1 100.0000 . 100.0000 100.0000 100.0000 
3 0.7382 0.8324 0.6657 2.2025 
5 0'.9215 0.8762 0.5643 1.0015 
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33 0.5460 2.6833 1.6619 47..079/. 
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Figure 4.11: INPUT AND OUTPUT WAVEFORMS AND THE HARMONIC COMPONENTS 
EXPRESSED AS PERCENTAGES 
HARI10tJI C ANALVSIS 
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Figure 4.12: INPUT AND OUTPUT WAVEFORMS AND THE HARMONIC COMPONENTS 
EXPRESSED AS PERCENTAGES 
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Figure 4.13: INPUT AND OUTPUT WAVEFORMS 'AND THE HARMONIC COMPONENTS 
, EXPRESSED AS PERCENTAGES ' 
HARI10ru c ANALySIS 
C=O.C)O 
PERCENTAGE NO .PERCENTAGE PERCENTAGE PERCENTAGE 
fclock = 8f~ fclock = 4f6 fc10ck = 2fl fclock = fl 
1 100.0 00 . 100.000 100.,0000 100.0000 
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Figure 4.14: INPUT AND OUTPUT WAVEFORMS· AND THE HARMONIC COMPONENTS 
EXPRESSED AS PERCENTAGES . 
HA·Rr 10N 1 C ANAI.ySIS 
0=1,00 
PERCENTAGE PERCENTAGE -PERCENTAGE NO P l-R eEl';! T A Gj 
fc10ck = 8fJ fc10ck = 4f1 fc10ck = 2f1 clock = 1 1 100.000 . 100.0000 100,0000 100.0000 
3 1.7212 1 .6994 2,3627 3.0703 
5 O~8181 1,3165 0,6304 ~.509'1 
7 0,5364 0,6 092 1,433a 5.5057 
" 
0.3183 1 ,2985 0,3257 4,0297 
11 0,3521 1.1247 2.1127 7.6417 
13 0.2206 1·, 1 OM~ 1 .8733 7,4408 
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F.igure 15: INPUT AND OUTPUT WAVEFORMS AND THE HARMONIC COMPONENTS 
EXPRESSED AS PERCENTAGES 
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Figure 4.16: INPUT AND OUTPUT WAVEFORMS AND THE HARMONIC COMPONENTS 
EXPRESSED AS PERCENTAGES 
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. Figure 4.17: INPUT AND OUTPUT WAVEFORMS' AND THE HARMONIC COHPONENTS 
EXPRESSED AS PERCENTAGES 
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Figure 4.18: INPUT AND OUTPUT WAVEFORMS AND THE HARMONIC COMPONENTS 
" EXPRESSED AS PERCENTAGES "" 
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Figure 4.19: INPUT AND OUTPUT WAVEFORMS AND THE HARMONIC COMPONENTS 
EXPRESSED AS PERCENTAGES 
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Figure 4,20: VARIATION OF HARMONICS WITH INPUT SINE WAVE AMPLITUDE, C 
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Figure 4.21: VARIATION OF HA~10NICS WITH INPUT SINE WAVE AMPLITUDE, C 
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Figure 4.22: VARIATION OF HARMONICS WITH INPUT SINE WAVE AMPLITUDE, C 
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Figure 4.23: VARIATION OF HARMONICS WITH INPUT SINE WAVE AMPLITUDE, C 
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Figure 4.24: INPlff AND OlffPlff WAVEFORMS OF 6-E MODULATOR 
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Figure 4.25: VARIATION OF HARMONICS WITH INPUT SINE WAVE AMPLITUDE, C 
(when input contains noise), fclock=8fl 
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Figure 4.26: VARIATION OF HAR~10NICS WITH INPUT SINE WAVE AMPLITUDE, C 
(when input contains noise), fclock=4fl 
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Figure 4.27: VARIATION OF HARMONICS WITH INPUT SINE WAVE AMPLITUDE, C 
(when input contains noise), fclock=2f1 
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Figure 4.28: VARIATION OF HARMONICS WITH INPUT SINE WAVE AMPLITUDE,C 
(when input contains noise), fc1ock,=fl 
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Figure 4.29: INPUT AND OUTPUT WAVEFORMS OF /J.-r. MODULATOR WHEN 
INPUT CONTAINS NOISE AND DISTORTION IS PRESENT 
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Figure 4.30: VARIATION OF HARMONICS WITH INPUT SINE WAVE AMPLITUDE, C 
. (with noise and distortion), fCIOCk=8f1 
o 
7. 
(? (J 
. 
o 
l/? (,") s:; 
L) • 
r-- - c.' 
-7 I 
J.. • 
c.? 
2:": 
c-: 
cr:_:;> 
:r:c 
2-3rd 
3-Sth 
4-7th 
fundamental 
c~---------'----------TI----------r---------.----------, 
~~. <"t3: 
Figure 4.31: VARIATION OF HARMONICS WITH INPUT SINE WAVE AMPLITUDE, C 
(with noise and distortion), fc1ock=4f1 
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Figure 4.32: VARIATION OF HAR!-tONICS WITH INPUT SINE WAVE AHPLITUDE, C 
(with noise and distortion), fclock=2f l 
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CHAPTER 5 
DESIGN AND PERFORMANCE OF DELTA SIGMA MODULATORS 
5.1 DESIGN OF DELTA SIGMA MODULATOR WITH SINGLE INTEGRATION20- 2l 
A block diagram for a 6-L modulator is shown in Figure 5.1. The 
modulator consists of an input amplifier, a comparator, a D-type flip-flop, 
a binary level converter and two RC integrators. 
5.1.1 Input Amplifier 
The inclusion of an input amplifier enables the exploitation of the 
full input dynamic range of the modulator (since the peak amplitude of the 
signal obtained from the signal generator cannot reach the overload level) 
and, since it has two input terminals it also makes possible the super-
position of two input signals, thereby permitting an intermodulation test 
to be performed should this be needed. 
The 741 operational amplifier used at the input was designed to give a 
gain of ten, sufficient to increase the input signal amplitude to the 
overload level. The amplifier circuit is shown in Figure 5.2. For a gain 
of 10 
10 
R2 
= 
- RI 
and the values of RI and R2 were chosen as 
RI = lOkn 
R2 = lOOkn 
-' 
5.1.2 Comparator 
An operational amplifier ~A7l0 is used to compare the input analog 
signal with the integrated version of the digitally encoded signal. A 
minimum of about 5mV was needed for stable operation. 
5.1.3. Flip-Flop 
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A 7474N D-type edge-triggered flip-flop is used to encode the output of 
the comparator in a digital sequence. As this employed TTL compatible logic 
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it can feed or be fed by other TTL circuits. Supply voltages of +5V and 
OV are needed, and high level and low level outputs of 3.9V and 0.3V are 
obtained. The flip-flop is triggered by clock pulses taken directly from a 
signal generator, and it functions such that the input to the flip-flop 
appears at the output at clock times, and is held there for one clock period 
(i.e. a sample and hold action). 
5.1.4 Binary Level Converter 
A pA709 operational amplifier is used as a binary level converter, to 
enable the high and low voltage levels of th~ digital sequence to be 
obtained symmetrically disposed relative to zero. This makes the mean 
level of the digital signal the same as that of the input analog signal, 
which is taken as zero, and supply voltages of ±12V give a voltage swing of 
±12V relative to zero. The inverting terminal of the pA709 is kept at +2V, 
\ 
to provide a high level output of l2V when the input to its non-inverting 
terminal is high (3.6V) and a low level output of -12V when the input is 
low (0.3V). The circuit of the binary level converter is shown in 
Figure 5.3. 
5.1.5 RC Integrator 
The modulator design depends basically on the time constant of the 
RC integrator and the minimum voltage necessary for stable operation of the 
comparator. The cut-off frequency fO should be chosen as small as possible 
for the greatest input dynamic range, although making it too small may 
cause instabilities in the comparator since the minimum voltage for stable 
operation of a pA709 comparator is about 5mV. 
Using the equations derived in Chapter 3 
Emin = 5mV 
Emin t:N 
7fVfO 
where fO 1 = T =--r- , = --27fT 
c 
-2 T = 3.75xlO s 
gives 
T = RC = 3.75XlO-2s 
choosing C = 4.7~Fgives R = 8kn and 
1 
fO = 21fT = 4Hz. 
The nearest values for Rand Care 
. R = 7.5kn 
C = 4.7~F 
The complete !J.-'l. modulator with a single integrator is shown in 
Figure 5.4, with F~gure 5.5 showing the theoretical characteristics, 
obtained using the equations for the overload level, threshold of coding 
and the quantisation noise. 
5.2 DESIGN OF A DELTA-SIGMA MODULATOR WITH DOUBLE INTEGRATION 
The block diagram of a !J.-'l. modulator with double integration is the 
same as that in Figure 5.1, except that a double integrator now replaces 
the ?ingle integrator. The design still depends' on the choice of the cut-
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off frequencies of the double integrator, and the minimum voltage which can 
,be applied to the comparator while still retaining stable operation. In 
Chapter 3 the characteristics frequencies were derived as, 
(5.1) 
f2 
1 
= 
2.R2C2 ~ + Rl(R2C~ i[ 1 R2 RlC l 
(5.2) 
. f3 = 1 21T
r
C2 
(5.3) 
The minimum input voltage to the comparator is smv(= 6;~, and using 
the equations in Section 3.2 
Su~stituting ±12 Volts for V, and 32kHz for fc' 
flf2 = 85 x 103 
from which f1 and f2 were selected respectively as 
fl -,100Hz and f2 =, 850Hz. 
The characteristic frequency f3was assumed large compared with the 
highest signal frequency, which was taken as 1.SkHz, and therefore 
f3 = 24kHz was chosen. 
From equation (5.3) ,for f3 
hence 
-6 
rC 2 = 6.6 x 10 s. 
r = 200n , C2 = 0.033~F. 
Using equation (5.1) for f 1 
or 
choosing RI as lkn gives 
so that Cl = 1.S67~F 
1 ' 
= 2001T 
is obtained. 
By substituting the values obtained above for RI' Cl' C2 and f2 in 
. 
equation (5.2) for f2' R2 was found as (approximately) 6kn. Thus, 
summarising the results so far obtained 
fl = 100Hz f2 = 850Hz fc = 24kHz 
RI = lkn R2 = 6kn r = 200n 
Cl = l.S67~F C2 = 0.033~F 
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The nearest standard values for the components of the double 
integration RC network are 
RI = lkn 
Cl = 1.511F 
R2 = S.6kn 
C2 = O.03311F 
r = 2800 
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and the complete L\-L modulator circuit with a double integrator is shO\'ln in 
Figure 5.6. Figure 5.7 shO\'ls theoretical results for the overload level, 
together with the threshold of coding and the quantisation noise. 
; 
5.3 THEORETICAL ASSESSMENT OF THE TWO MODULATORS 
It can be seen from Figures 5.5 and 5.7 that, althougn"the overload 
level is the same for both forms of the 6-L modulator, they differ in 
respect of the quantisation noise and the threshold of coding. In fact, 
the quantisation noise with double integration is about 20dB less than that 
with single integration. 
Another advantage of using double integration in L\-L modulation is the 
increased input dynamic range at high frequencies. With double integration, 
the threshold of coding is controlled by the two characteristic frequencies, 
so that the change in the threshold level is not felt until 100Hz. 
Although after this the threshold of coding rises with a slope steeper than 
'with single integration, the input dynamic range is still greater. 
Although the use of 6-L modulators with double integrators promise 
improved results, further investigation of its characteristics also reveals 
disadvantages which are important when a speed control system is being 
considered. 
5.4 EXPERIMENTAL TESTS ON THE TWO MODULATORS 
In order to decide which L\-L modulator is most suitable for speed-
control purposes, a series of experiments was carried out on the two 
specially designed and constructed units. 
5.4.1 Harmonic Content 
For this test, an inpu~ signal at a given frequency was applied at 
the system input, and the output signal from the modulator was measured by 
wave analysers tuned to the signal frequency and to its 3rd-harmonic 
component. The signal 'amplitude was varied from the overload level to the 
threshold of coding and the procedure was repeated for various input 
frequencies. 
Figures 5.8, 5.9, 5.10 and 5.11 show results for the ~-~ modulator 
with a single integrator, and it can be seen that as the input signal 
frequency increases the point on the fundamental at which the linearity 
of the system breaks down also increases (i.e. moves towards the overload 
level) thereby reducing the total linear range. The overload level can be 
seen by the increased harmonic distortion (i.e. the rapid increase in the 
3rd-harmonic at overload level). 
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The 3rd-harmonic variation follows almost the same pattern throughout, 
becoming more pronounced as the lower limit of the linear range is neared. 
Furthermore, as 'the input signal frequency increases, the relative magnitude 
of the 3rd-harmonic also increases, which results in a reduced dynamic range. 
This, effect is shown by consideration of a line 20dB below the fundamental, 
which cuts the harmonic curve closer and closer to the overload level as 
'the input signal frequency increases. 
F,igures 5.12, 5.13, 5.14, 5.15 and 5.16 show the ,results of the same 
test for the ~-~ modulator with a double integrator. From careful 
consideration of these figures the same general conclusions obtained above 
can again be reached. 
On comparing the results for single and double integration, it is seen 
that a much greater linear range is achieved in the latter case. Thus, in 
Figure 5.11, the lower limit of the linear range is at -14dB relative to 1, 
whereas in Figure 5.16 it is at -18.5dB, an improvement of 4.5dB. Figure 5.17 
shows the lower limit of the linear range plotted against the input signal 
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frequency. 
Further comparison 6f the two sets of results shows that the level of 
harmonics is higher when double integration is used. This can be explained 
by the complexity of the double integrator, since the threshold of coding 
is related to the transfer function of the integrating network. Thus the 
20dB-below-fundamental line cuts the harmonics at -8.5dB relative to 1 in 
Figure 5.11 and at +2.5dB in Figure 5.16, a difference ,of lldB. 
5.4.2 Quantisation Noise 
To measure the quantisation noise, the difference circuit shown in 
Figure 5.18 was used. The output of this circuit is 
where the two inputs VIand V 2 are taken from the two comparator inputs.' 
The output of the difference circuit, which is the quantisation noise, was 
measured by varying the clock frequency, input signal frequency and input 
signal level. Figure 5.19 shows the variation of the quantisation noise of 
the 6-E modulator with single integration (measured with a r.m.s. voltmeter), 
, , 
'with the clock frequency. As can be seen, the quantisation noise decreases 
with increasing clock frequency, and the amount of the decrease as the clock 
frequency varies from 10kHz and 50kHz is more than the decrease in ~he 
quantisation noise as the clock frequency varies between 50kHz and 90kHz. 
Throughout this test the input signal frequency was 1kHz and the input signal 
level (amplifier output) was kept at 6V r.m.s. 
The variation of 'the quantisation noise with the input signal frequency 
is shown in Figure 5.20. As will be seen, the quantisation noise does not 
vary with the input signal frequency, provided that the clock frequency and 
the input signal level are kept constant. 
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5.4.3 Discussion 
Comparison of the performance of thetl-1O modulators shm'ls that,although 
the overload level for both is the same and is dependent only on the 
digital levels ±V, the threshold of coding and hence the input dynamic 
range is different. 
6-E modulation with double integration provides a lower threshold of 
codingJand hence a greater linear range. The input dynamic range with single 
integration is proportional to the clock frequency, whereas with double 
integration it is proportional to the square of the clock frequency. Thus, 
at high clock frequencies, the latter gives a greater linear range. 
Hm'lever, in a speed-control system, the bandwidth of the input signal 
(50Hz for a speed change corresponding to a frequency change from 0 to 
50Hz) is not very large,and since the highest frequency to be modulated is 
not greater than 100Hz, this feature is of little value as long as the 
clock frequency is high and good encoding is ensured. The clock frequency 
will be limited only by the maxim~ switching frequency of the inverter 
used to amplify the modulated signal for feeding to the motor. 
From the quantisation noise point of view, 6-E modulation with double 
integration gives better results (see Figures 5.5 and 5.7). As Figures 5.19 
and 5.20 show, the quantisation noise falls with increasing clock frequency 
and increases with the level of the input signal, but does not vary with 
the input signal frequency. The experimental results show that the level 
of the quantisation noise is very low, and for speed control purposes this 
will have negligible effect on the choice of the modulator. 
Figures 5.8, 5.9, 5.10 and 5.11 for single integration and Figures 
5.12, 5.13, 5.14, 5.15 and 5.16 for double integration show that the 
harmonic levels are higher for a double-integration modulator. Although 
the experimental results favour the use of 6-E modulation with double 
integration in a signal processing system, since this gives a greater linear 
range, the higher harmonics level may limit its use. If, by some means, the 
modulation technique to be used reduces the effect of the harmonics, it is 
preferable to use double integration, but if there is no means of reducing 
the harmonics level!:::. -E modulation with single integration is better. 
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Furthermore, !:::'-E modulators with double integration tend to exhibit 
undesirable oscillatory properties. Reducing the frequency of the input 
signal or including some damping element in the feedback loop prevents this. 
In speed control applications, the level of the harmonics is a major 
parameter affecting the performance of the motor. To reduce the losses, the 
level of harmonics should be made as small as possible. 
For all the reasons stated above, it is better to use !:::.-E modulation 
with only single integration in a speed-control application, and it was 
therefore decided to proceed with the project on this basis. 
5.5 BISTABLE DELTA SIGMA MODULATOR 
In section 5.1 a design was given for a !:::.-E modulator with a single 
integrator, in which the band\vidth of the input signal was assumed to' be 0 
to 1.5kHz and the clock frequency was chosen as 32kHz. 
The bandwidth of the input signal (i.e. the frequency range the input 
signal has to cover) depends on the required speed range of the motor, and 
a rule of thumb for good encoding is that the clock frequency must be at 
least t\-lenty times the input signal frequency. This fixes a minimum of 
1kHz for the clock frequency of a system with an input frequency bandwidth 
of 50Hz. The upper limit for the clock frequency is determined by the rate at 
which the inverter can be switched without incurring excessive switching losses. 
Taking the above details into account, and noting that, as shown in 
Chapter 3, a single unit can replace the integrators in the feedback and 
forward paths,a simpler !:::.-E modulator can be designed. The input amplifier 
in Figure 5.2 is not now needed,and the output of the D type flip-flop is 
used directly to integrate the output of the modulator,without the binary 
level converter shown in the block diagram of Figure 5.21. 
Since the output of the D type flip-flop is stable at either +V or at 
zero volts, the quantiser must be changed so as to have a threshold level. 
This should be variable so that it can be adjusted for best encoding. 
Noting that from Figure 5.21, 
e: = i(t) + Q(t) 
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it follows that by correct design, and with e: made small, Q(t) is almost 
equal to i(t). All the decoder is then required to do is to remove the high-
frequency components not present in the original signal i(t), which means 
that a simple filter \'lill suffice. 
The complete circuit diagram of the bistable ~-L modulator is sho\'lll in 
Figure 5.22, \'lhere the potentiometer at the non-inverting input of the 
operational amplifier ~A709 sets the variable threshold level. The 
modulator is set for best encoding by shortcircuiting the input terminal of 
the modulator and adjusting the potentiometer until the output is a series 
of pulses at half the clock frequency, i.e. the modulator is in the idling 
mode. 
The comparator is a simple addition circuit instead of a subtractor 
since the inverse output Q(t) is used. 
5.5.1 Clock Pulse Generator 
The clock pulse signal generator used with the ~-E modulator is sho\'lll 
in Figure 5.23. Operation is very simple, with lCl acting as an integrator 
andlC2 as a level detector. Potentiometer VRl adjusts the rate at which 
capacitor Cl charges and the frequency of the pulse generator is adjusted 
between 2kHz and 10kHz. 
5.5.2 Performance of the Modulator 
The photographs of Figure 5.24 illustrate operation of the modulator 
when idling. The clock frequency is 5kHz and the output sho\'lll in Figure 
5.24.a can be seen to be of a frequency of one half this. Figure 5.24.b 
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shows the output of the modulator and the integrated difference. 
The photographs of Figure 5.25.a and .b show the input, the output and 
their integr~ted difference, for an input frequency of 25liz and a clock rate 
of 1.5Hz. Figure 5.26.a and .b show the same details when the clock rate 
is 10.358kHz. It can be seen clearly that the encoding is a lot better 
at a higher clock rate, and that the integrated input/output difference has 
been very much reduced. 
The photographs of Figures 5.27 and 5.28 show the same details where 
the input frequency is 50Hz, and the amplitude of the input sine wave has 
been increased to illustrate the effect of overloading. Considerations of 
Figure 5.27.b and Figure 5.28.b indicate that for a lower clock frequency 
the effect of loading is much more evident. 
5.5.3 Synchronisation of the Clock Signal to the Input Signal 
Since the sine wave input to the ~-L modulator is not synchronised to 
the square wave clock signal, the modulator output will be subject to jitter. 
For high clock frequencies, the effect is negligible, but for low 
frequencies it may affect the quality of the modulator output as mentioned 
in section 2.2.3. The system shown in Figure 5.29, consisting of a phase 
measuring unit, a low pulse filter, an amplifier, a voltage controlled 
'oscillator and a divider was designed to remove any jitter. The P.M.U. 
(phase measuring unit) produces an error signal proportional to the phase 
difference between the input and the output of the divider, and the signal 
is passed through the low-pass filter and the amplifier to correct the 
frequency of the voltage controlled oscillator. In this way the input 
signal and the divider output are locked, and the frequency of the output 
of n x f. t can be used as the clock signal for the ~-L modulator. 
~npu 
Figure 5.30 shows the phase measuring unit, low pass filter and the 
amplifier, with the signal from the divider entering at B and the input at 
A. The phase measuring unit is a flip-flop, with its operation depending on 
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the fact that when the frequency at A exceeds that at B the average 
collector voltage of T2 is positive, and when the frequency at A is less 
than that at B this voltage is negative. In either case, the error voltage 
tends to maintain the collector of T2 at an average voltage of zero, as 
explained in Figure 5.31. 
The pulse signal appearing at the collector of T2 is filtered by a 
resistor capacitor, combination and the resulting d.c. voltage is applied to 
the base of transistor T3. This transistor, in an emitter follower 
connection, acts to provide a d.c. shift, and the error voltage of the 
output is used to correct the oscillator frequency. 
The circuit of the voltage controlled oscillator is shown in Figure 
5.32, with the design details given in Chapter 6. The divider comprises 
two decade counters SN7490 as shmm in Figure 5.33. 
The overall system functions satisfactorily over a range of input 
frequency from 10Hz to 70Hz. Since the division is by a factor of 100, the 
.corresponding range of output frequency from the voltage controlled 
oscillator is from 1kHz to 7kHz. This output signal is used as the clock 
signal for the ll-E modulator. 
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CHAPTER 6 
THE DEVELOPMENT OF THE SPEED CONTROL SYSTEM 
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This chapter is concerned with the design of a satisfactory speed 
control system for a 3-phase induction motor. A prototype control scheme 
built for initial investigationa1 purposes is also described. A discussion 
of the disadvantages of this system leads to an account of an alternative 
and improved open-loop system, which may easily be adapted to closed-loop 
control techniques. The system also has the facilities of speed reversal 
and acceleration and deceleration control. 
6.1 PROTOTYPE SYSTEM 
A block diagram of the prototype system is shown in Figure 6.1. It 
comprises a 3-phase variable frequency oscillator, three Vlf control circuits 
and ~-E modulators, the driver circuit for switching the power transistors 
and the inverter itself. The sine waves are modulated, and following 
.amp1ification, they are fed to the induction motor. 
6.1.1 3-ph Variable Frequency Oscillator 
The c~rcuit diagram of the 3-ph oscillator in shown in Figure 6.2. 
t 
It is a self-oscillating circuit, made by cascading two inverter integrators 
,.,.ith three inverter amplifiers. The time constant is tlade slightly larger 
than RC, so that the circuit is slightly unstable. The bounding circuit 
consists mainly of diodes to stabilise tl1e amplitude of the inverter output, 
wi thout serious 1y . distorting the sinusoidal wavefonn.. The outputs of the 
inverting integrators are fed to other inverting amplifiers with outputs a
' 
and b l , and on to a summing amplifier to obtain c' the required third sine 
wave. Resistors R1 and R2 are ganged, and used to control the output 
frequency. 
6.1.2 Vlf Control Circuit 
The V If control circuit is the simple RC lead net,.,.ork shown in Figure 
6.3.a; for which the transfer function is, 
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with a Bode plot of the characteristics being given in Figure 6.3.b. In 
order to minimise the effect of the loading of the modulator, R should be 
kept small. If the break frequency is taken as 100Hz, then 
since wRC = 1 
R = 2.2kQ 
and C = O.72~F 
This circuit has a response which approximates closely to the required 
voltage-to-frequency characteristic, so that the level of flux in the airgap 
of the motor is kept near constant. 
6.1.3 Modulator Unit 
The modulator unit consists of three bistable ~-E modulators, one for 
each phase as described in Section S~S. A square wave generator produces 
the necessary clock pulses. 
6.1.4 The Driver and The Inverter 
. The driver and the inverter circuits are shown in Figures 6.4 and 6.5 
respectively. The output of the transformer drive circuit provides the 
isolation required from the inverter, with the inputs to the driver circuit 
consisting of the output of one ~-E modulator and its inverse. 
The inverter consists' of 6 power transistors, with 6 diodes to return 
the energy from the windings of the motor back to the supply. The outputs 
of the three ~-E modulators are fed to the transistors in the upper branches 
of the bridge (Tl, T3 and TS), with the inverse outputs fed to those in the 
lower branches (T4, T6 and T2). The d.c. power supply for the inverter is 
I 
obtained from a standard supply capable of producing 2A output current at 
SOV. The circuit design and other considerations associated with the driver 
and inverter circuits are treated in detail in Chapter 7. 
6.1.S Discussion 
The system described above was designed to be capable of driving a 
small 3-phase induction motor of rating: SOV, 50Hz, 2S00/2750 r.p.m. 
HOIvever, no measurements were taken from this prototype system because of 
various disadvantages and problems, which may be summarised as 
a) Since the 3-phase oscillator is self-oscillating it cannot be used in 
a closed-loop system, since its frequency cannot be changed by a d.c. 
level. 
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b) The amplitudes of the 3-phase sine waves are dependent on their respective 
frequencies, and the modulation level of the waveforms. has an 
undesirable frequency dependence. 
c) The driver circuit is unsuitable (refer to Chapter 7). 
6. 2 HfPROVED SPEED CONTROL SCHEME 
A second prototype system 'vas developed which did not suffer from the 
above disadvantages. This has the facility for reversible drive, the 
ability to soft start/stop and it may easily be adapted for closed-loop 
operation. The control circuitry has been designed and exhaustively tested, 
and functions satisfactorily. 
6.2.1 System Block Diagram 
The overall block diagram for the open-loop system is shown in 
Figure 6.6. The soft start/stop unit which follows the speed selector 
adjusts the rate at which the speed can be increased or decreased, and in 
a sense functions as an acceleration or deceleration control circuit. 
Control Unit 1 has basically two paths, one which changes the frequency 
and the other which controls the amplitudes of the 3-phase sine waves to 
keep the ratio V/f constant. Control Unit 2 consists of the ~-L modulators 
together with delay and driving units for the inverter. The d.c. voltage 
to the inverter is obtained from a 3-phase supply, after rectification and 
----------------
filtering. A short circuit prevention unit is included as part of the 
system. 
6.2.2 Soft Start/Stop Unit 
Speed changing should be performed continuously, rather than step by 
step, to ensure minimum acceleration time to load. However, it must also 
be ensured that the instantaneous slip frequency never reaches or exceeds 
the pull-out value corresponding to the instantaneous frequency supplied. 
Assume that the motor is supplied with a sine wave, such that nl is its 
synchronous speed, and that the rotor speed corresponds to point A of 
Figure 6.7. Reference to this figure shows that a step change in frequency 
to produce a synchronous speed of n3 gives curve 3 as the new torque/speed 
relationship. The torque will instantly increase to that corresponding to 
point B and the resulting acceleration to the new speed is determined by 
curve 3. Suppose, alternatively, that the frequency is increased to that 
corresponding to point C, so that curve 2 now determines the resulting 
acceleration. It can be seen that a greater initial torque is available 
to accelerate the motor, and that by a suitable subsequent switch to curve 
3, this can be picked up to provide the minimum acceleration time. By 
making the changes continuous, the process can obviously be more efficiently 
performed in a much shorter time. 
Figure 6.8 shows an extreme case when too big a change is made in the 
supply frequency. When an adjustment of frequency changes the synchronous 
speed from nl to n2, the new motor speed is determined by curve 2 and the 
torque developed is reduced to that corresponding to point B. This is on 
the unstable region of the torque/speed characteristics, and since the load 
torque is greater than the available motor torque the motor decelerates 
rapidly to standstill. 
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The soft start/stop unit prevents the possibility of the motor stalling, 
and acts in such a way that the speed variations are continuous. It also 
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controls the rates of increase and decrease of frequency in order 
a) to provide smooth changes in the signal frequency to the modulator unit 
b) to limit the motor acceleration and deceleration to specified values. 
The operation of the soft start/stop circuit can be understood by 
considering a forward limiter circuit as shown in Figure 6.9. Voltages VI 
and V2 provide the limiting conditions for the operation of amplifiers Al 
and A2, and they have positive and negative levels respectively. When the 
input voltage is such that V2 <Vin<Vl , amplifiers Al and A2 are limited and 
diodes Dl and D2 are turned off, so that in this range the output voltage 
fo11o\\ls the input. If the input voltage goes outside the operating region, 
the differential input voltage of amplifier Al is reduced to zero and 
Vout=Vl if Vin>Vl • An analogous but negative limiting function applies if 
V .. >V2• Operation of the limiter is then such that the output voltage ~n 
cannot assume a positive value higher than the positive set point VI' or a 
negative value higher than the negative set point V2• Between these limits 
the output voltage is equal to the input voltage. 
Figure 6.10 shows a complete circuit diagram of the soft start/stop 
unit. The speed selector sets the reference value for the speed, with a 
positive setting of VRl for one direction of rotation and a negative setting 
for the other. The output of the limiter is linearly integrated by Ie4, 
with the resulting output coupled with the input of Iel in such a way that, 
as soon as the resultant output reaches the reference speed voltage (i.e. 
the input to the soft start/stop unit), a feedback circuit clamps the 
output until a further change occurs in the reference voltage. 
Potentiometer VR2 controls the positive slope of the output (and hence the 
acceleration), while potentiometer VR3 controls the negative slope of the 
output (and hence the deceleration). With different values of integrating 
capacitor e, very long delays can be introduced in the circuit. 
Figure 6.11 shows ultra-violet recordings of the output voltage of 
the soft start/stop unit for a square wave input, i.e. a positive and a 
negative step change in the speed selector of Figure 6.10 for different 
settings of VR2 and VR3. 
6.2.3 Phase Sequence Reversible, Voltage Controlled 3-Phase Osci11ator22 
If a sine wave of frequency f. is sampled and held as shown in l.n 
Figure 6.12, a further sine wave of lower frequency may be obtained. The 
relationship bet\veen the frequencies and the phases of the input and the 
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output signals is easily obtained. Assuming the frequency of the waveform 
which is sampled to be f. and the phase to be~. , the output can be l.n l.n 
represented by a sine wave of frequency f
out and phase ~out. Then for all 
sampling instants, 
sinew. t+~. ) = sinew tt+~ t) l.n l.n ou ou (6.1) 
sin(2rrf. t+~. ) = sin(2rrf tt+~ t) l.n l.n ou ou (6.2) 
If sinA=sinB then A=B+2nrr where n=O,1,2, •.. , so that one solution 
of equation (6.2) is: 
2rrf. t = 2rrf tt+2nrr l.n ou 
f t = f t+n in out 
n 
t 
and 
and if the sampling frequency is f , samples are taken at intervals 
s 
1 
of y-. 
s 
Sampling instants occur therefore at times 
k 
t = y-
s 
where n=O,1,2 
and substituting in equation (6.3) 
f 
out 
n nf d . N __ n = f - -k = f -- an lettJ.ng -k ' in in k s y-
s where N=1,2,3, •.• 
f = f. Nf 
out l.n s 
It will be seen from equations (6.4) and (6.5), that, if fin>NfO' 
an increase in ~in produces a corresponding increase in ~out. If, 
on the other hand, f. <Nf , the solution to equation (6.2) is l.n s 
(6.3) 
(6.4) 
(6.5) 
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f = Nf 
out s f. l.n (6.6) 
'" = -</>. + 1T 
'rout In 
When f. <Nf , f t thus has a positive value as in the previous l.n s ou 
case, but an increase in </>. produces a corresponding decrease of l.n 
'" A numerical example will clarify the principle further. 
'rout· 
Assuming N = 1, f. = 120Hz, and f = 100Hz l.n s 
then f = 120-100 = 20Hz. 
out 
and an increase of 1200 in the phase of the input will produce the 
(6.7) 
same phase shift in the output. If f. is 80Hz, the output frequency l.n 
will still be 20Hz, but an increase of 1200 in the phase of the input 
will nm'l produce a corresponding decrease of 1200 in the phase of the 
output. 
If the instant of sampling is delayed by a fraction x of a sampling 
period, this corresponds to an advance in the phase of the input wave-
x form of f. ---f 21T rads, plus a 
l.n s 
x time delay of y- secs. If f. >Nf , an l.n s 
s 
advance in phase of the input wave form wi 11 produce a corresponding 
advance in phase of the output waveform, and the total phase shift of 
the output waveform is the algebraic sum of this phase advance plus the 
phase lag due to the time delay of: • That is, 
s 
x x a = --f f. 21T - --- f 21T 
s In fs out 
x x a = --- f. 21T - (f. -Nf )21r f l.n f l.n· s 
s s 
a = xN21T (r..8) 
which shows that the phase shift of the output waveform is independent 
of the frequency of the input. 
Hence when a single phase sine wave is sampled by a 3-phase set 
of sampling waves, for which x=O, x=1/3 and x=2/3 respectively, the 
result is three waveforms shifted from each other by 21T/3 rad. or 
-21T/3 rad. depending on whether f. >Nf or f. <Nf • l.n s l.n s 
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Figure 6.13 shows a block diagram of a practical 3-phase 
oscillator, designed according to the above principles. The voltage 
controlled oscillator produces a set of pulses, with a frequency range of 
6(f1-f2) ~ f ~ 6(f1+f2) 
The 3-stage Johnson counter divides the input from the VCO by 6, and 
gives a set of 3 outputs mutually displaced by 1200 in phase and with a 
frequency range: 
When used to sample and hold a sine wave of frequency f l , these pulses 
give three sine waves of frequency f2 mutually displaced by 1200 • An 
active low-pass filter is employed to remove the high-frequency components. 
6.2.3.1 Voltage Controlled Oscillator 
The operation of the VCO can be best understood by considering the 
circuit shown in Figure 6014. When transistor Tl is fully on a current I 
flows, and the capacitor C charges until the voltage across it exceeds 
the level set by R2· and R3. Transistor T2 then conducts, and capacitor 
C discharges through transistor T2 to the pulse transformer winding. Due 
to, the secondary base connection, the base of transistor T2 falls further, 
so that this turns on harder and discharges C extremely rapidly. This 
action causes an output pulse from the second secondary winding to the 
transformer. When the capacitor C is discharged fully transistor T2 
switches off, and the inductive energy in the winding is discharged 
through Dl and R4. The drift in frequency is negligible, since the 
level at which T2 turns on is fixed by R2 and R3. Since 
it follows that 
Q = CV 
t = CV 
I 
and that the frequency is: 
I f =-CV 
and It = CV 
(6.9) 
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It can be deduced from equation (6.9) that the frequency is constant 
if the current I is kept constant. To have a variable frequency voltage 
controlled oscillator, the current I must be varied in proportion to a 
control voltage, and an operational amplifier circuit to accomplish this 
is shown in Figure 6.15. The op-amp is connected as a voltage follower, 
with the emitter of transistor Tl following the input to the op-arnp i.e. 
the control voltage VC. There is a drop of voltage between the base and 
the emitter of Tl to keep the transistor Tl always in conduction, since 
(6.10) 
Thus when Vc (and hence V) is changed, the current I and hence the 
frequency also change. When Vc increases, V also increases and since 
I has been reduced the frequency is also reduced. 
The complete circuit diagram of the oscillator is shown in 
Figure 6.16. It can be seen from equation (6.10) that the frequency 
of oscillation is inversely proportional to the control voltage, and 
to overcome this difficulty the d.c. amplifier circuit using IC2 has 
been incorporated. Initially a negative voltage is applied to IC2 , 
and after inversion by IC2 the output is fed through IC3 to increase 
the emitter potential of transistor T1 and to reduce the current 
through it. The lowest frequency of the voltage controlled oscillator 
is adjusted to 5400Hz by the initial setting of VRl, and the upper 
limit to 6600Hz by the level of input voltage available from the soft 
start/stop unit. The ICl works as a voltage follower (i.e. an impedance 
transformer), with the transistors T3 and T4 shaping the output pulses 
to be fed to the Johnson counter. 
6.2.3.2 3-Stage Johnson Counter 
The Johnson counter is basically a ring counter consisting of three 
J-K flip-flops (SN7473N), as shown in Figure 6.l7.a, with the outputs 
Q~,QB and QC being as shown in Figure 6.17.b. By comparing QA,QC and QB 
it is seen that these have a mutual phase shift of 1200 , and it follows 
I 
that their positive edges may therefore be used for the samPle-and-hoid 
function required in the generation of a 3-phase output. For an input 
frequency range of S400Hz~f~6600Hz the outputs of the Johnson counter 
have a frequency range of 900Hz~f~1100Hz. 
6.2.3.3 Sine Wave Oscillator 
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As shown in Figure 6.18, the sine wave oscillator consists basically 
of a Twin-T network connected between the input and the output of the 
operational amplifier. A conventional Twin-T circuit is said to be 
balanced when the components have the ratios· 
R3 = R4 = 2(RS+R6) and 
Cl = C3 = C2/2 
when it acts as a frequency-dependent attenuator, giving zero output at 
a centre frequency of 
f = 1/6.28 R3x.Cl 
. and a finite output at all other frequencies. 
When the Twin-T network is imperfectly balanced it gives an 
attenuated but finite output at the centre frequency, with the phase 
of this signal being dependent on the direction of the imbalance. If 
the imbalance is caused by RS+R6 being too 10\'v', the phase of the output 
is inverted relative to the input. As can be seen in Figure 6.18, the 
input of the Twin-T network is taken from the output of the op-amp, and 
the output of the Twin-T is fed to the inverting input of the op-amp. 
Resistor R6 is adjusted so that the Twin-T gives a small output at the 
centre-frequency, which is phase-inverted relative to the input. Zero 
overall phase inversion thus takes place between the output and the input 
~f the op-amp at the centre-frequency, and the circuit therefore oscillates 
at this frequency. 
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The circuit was designed with a centre frequency of 1kHz. 
\ 
6.2.3.4 Sample and Hold Circuit 
The block diagram of the samp1e-and-ho1d circuit is shmffi in Figure 
6.19.a. The switch samples the sine wave, while the capacitor C charges 
instantaneously to the value of the sine wave at the instant of sampling. 
Since the input impedance of the op-amp is very large, the capacitor C 
keeps this charge until the next sampling occurs. The op-amp, which is 
connected as a voltage follower, follows the voltage of the capacitor. 
The complete circuit diagram of the samp1e-and-hold circuit is shown 
in Figure 6.19.b, with a field effect transistor used as the switching 
element. When a FET conducts its resistance falls to about loon, so that 
a time of RC=lOOxO.Ol=l~s. is required to charge the capacitor C and the 
sampling period ~l~s. The capacitor Cl differentiates the square wave 
output of the Johnson counter, and by turning on transistor Tl for about 
lO~s. enables capacitor C to become charged. The l;omp1ete inverter unit 
requires three sample-and-hold circuits for each phase of the inverter 
output. 
6.2.3.5 Low-Pass Filter 
An active 2nd-order low-pass Butterworth filter as shmffi in 
Figure 6.20 was used to remove the high-frequency components introduced 
by the sampling action. Analysis 23 of Figure 6.21 gives the transfer 
function of this filter as: 
where: 
V2(s) = --=-_k_ 
VI (s) s2 +as+b 
k ~ = R1 xR2 xCXCl 
1 1 1 
a = R2xC1(1-~) + --+ R2xC RlxC 
b 1 = R1xR2xCxCl 
~ = 1"+ R4/R3 is the gain of the filter. 
'" 
----------
For a filter gain of 2,R3=R4, and by choosing the cut-off frequency as 
250Hz the circuit components are calculated as, 
C = Cl = O.lllF 
RI = 4.5kn 
R2 = 9kn 
R3 = R4 = 27.5kn 
with the nearest practical components to these being used in the filter 
circuit. 
6.2.3.6 Performance 
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The frequency of the veo output varies between 5400 Hz and 6600Hz, 
and this range of frequencies is difficult to record with a UV recorder. 
To observe the operation of 3-phase oscillator it was necessary to employ 
an arrangement using two standard oscillators. One of these is kept at 
540Hz with its output fed to the Johnson counter. Recordings of two of 
the corresponding outputs are shown in Figure 6.21. As can be seen, these 
are phase shifted by 1200 an~ their frequency is reduced by a factor of 6. 
The other oscillator supplies a sine wave of 100Hz frequency, and its 
output is connected to the sample-and-hold circuit. Figure 6.22 shows 
the sine wave input, one of the outputs of the Johnson counter and the 
lo\~ frequency sine wave resulting from sampling and holding the sine wave 
by the positive edges of the square wave. The frequency of the sine wave 
output is 10Hz as expected. 
Figure 6.23 shows the sine wave input to the sample-and-hold circuit, 
the output of the Johnson counter and the resulting sine wave obtained 
from the actual system designed (without the two external oscillators). 
The output sine \~ave frequency is 20Hz. Figure 6. 24 shO\~s the outputs of 
the three sample and hold circuits for two different frequencies and 
Figure 6.25 the outputs of the three low-pass filters. 
6.2.4 V/f Control Unit 
The function of the V/f control unit was explained in Chapter 2. 
The output of this unit is fed to the multiplier unit, and since the 
amplitudes of the 3-phase sine waves are constant before they enter the 
multiplier, the V/f control unit output determines the amplitudes of the 
sine waves. The complete circuit of the unit is shown in Figure 6.26.a 
and the various input/output characteristics that can be obtained are 
shown in Figure 6.26.b. The operation of the unit is as follows: 
When the input is negative the output of rCl is positive, and diode 
D2 inhibits action of the feedback loop so that (with the action of Dl) 
the output of rCl is kept at QV. rC2 operates as an inverting amplifier 
of unity gain, with an output equal to input. When the input becomes 
positive the output of rCl becomes negative, so that diode D2 is forward 
biassed and the unity gain feedback causes the output of rCl to be 
identical with the input. The positive input and the output of rCl are 
fed to rC2, where 
V R7 V ( R7 V of rCi) 
out = - R3 in - -R4 out 
the component values in Figure 6.26.a give, 
V
out = Vin 
The offset Vx in Figure 6.26.b is adjusted by VRl, as necessary 
for low frequency operation. 
Figure 6.27 shows the input and output of the Vjf control unit 
with and without V
x
. 
6.2.5 Multiplier Unit 
The 3-phase sine waves and the output of the V/f control unit are 
multiplied in the unit shown in Figure 6.28. This comprises one 
Motorola MC1495 linear integrated circuit and an operational amplifier. 
The MC 1495 is a monolithic, 4-quadrant multiplier operating on the 
principle of variable transconductance, and since the maximum input 
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voltage is limited to ±5V, resistive dividers are included at the input. 
The initial setting of the multiplier unit is some\.,rhat complex and the 
following adjustment procedure is used: 
1) X-Input Offset 
130 
Ca) Connect oscillator (1kHz, 5Vpp sine wave) to the "Y" input (pin 4) 
(b) Connect "X" input (pin 9) to ground 
(c) Adjust X offset potentiometer, P2, for an a.c. null at the output 
2). Y-Input Offset 
(a) Connect oscillator (1kHz, 5Vpp sine wave) to the "X" input (pin 9) 
(b) Connect "Y" input (pin 4) to ground 
(c) Adjust "Y" offset potentiometer, PI' for an a.c. null at the output 
3) Output Offset 
(a) Connect both "X" and "Y" inputs to ground 
(b) Adjust output offset potentiometer, P4, untfl the output voltage 
Vo is zero voltsd.c. 
4) Scale Factor 
(a) Apply +lOV d.c. to both "X" and "Y" inputs 
Cb) Adjust P3 to achieve +lO.OOV at the output 
5) Repeat steps 1 through 4 as necessary. 
The two inputs and the output of one of the multipliers are shown 
in Figure 6.29. 
6.2.6 "Modulator Unit 
Three 6-L modulators are necessary, one for each phase. The outputs 
of these go to delay units through interface circuits, which invert the 
modulated signals and improve the noise immunity. Figure 5.22 and 
Figure 6.30 respectively show circuit diagrams of the modulator and the 
interface circuit. 
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6.2.7 Delay Units 
A delay unit is necessary to prevent a short circuit appearing across 
a branch of the inverter, and Figure 6.3l.a and Figure 6.3l.b explain how 
this can be achieved. A comparison of the outputs of (~-E)l and (~-E)2 
of the delay unit indicates that the positive and negative edges of the 
pulses are delayed by a time interval ~t, such that sufficient time is 
allowed for one transistor in the inverter to switch off completely before 
the next is switched on. Figure 6.32 was developed to replace the circuit 
Figure 6.3l.a. since, 
(a) In the former case two monostables, two inverters and two AND gates 
are needed. 
(b) The IC-modules performing the above function require SV supply and 
hence have less noise immunity. 
The operation of delay unit is explained by Figure 6.33. 
6.2.B Power Supplies 
Two power supplies were designed for the control circuitry. The +15, 
-lSV voltage supply required for the operational amplifiers was obtained 
from the circuit shown in Figure 6.34. This provides a short-circuit 
proof supply with a ripple at O.SA output current of SmV (i.e. 0.04%) and 
at lA output current of 30mV (i.e. 0.2%). Resistors Rl,R2 and diodes DS, 
D6 are necessary for initial switching on transistor Tl and hence transistor 
T2, and diode DB is to minimise thermal drift (diodes D7 and DB have 
temperature coefficients of opposite polarity). When a short circuit 
occurs at the output, the voltage across the zener diode D7 collapses 
and transistor T1 switches-off, also turning off transistor T2. 
A further power supply daivering lA at SV was built using the voltage 
regulator LM 309K, which has internal current limiting and thermal 
protection. Capacitor C2 improves the ripple rejection of the circuit, 
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and capacitor Cl is only necessary if the IC is some distance away from 
the reservoir capacitor. The circuit diagram of this supply is shown in 
Figure 6.35. 
6.3 PERFORMANCE OF THE CONTROL UNIT 
Figure 6.36 shm.,rs waveforms of the control voltage, the output of 
the low-pass filter and the output of the multiplier. As can be seen, an 
increase in the control voltage increases not only the frequency but also 
the amplitude of the sine wave. Figure 6.37 shows the outputs of the three 
low-pass filters. Themagnitudes of the sine waves are scaled differently 
so that the phase reversal can be seen. Figure 6.38 shows the outputs of 
the three multipliers. It can be clearly seen from the above figures, 
that the control unit functions entirely satisfactorily. 
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CHAPTER 7 
DRIVER AND INVERTER DESIGN 
, 
This chapter is concerned with the design of a satisfactory drive unit 
and inverter for amplification of the de1ta-sigma modulated signals before 
these are fed to the motor. Since the clock frequency of the modulated 
signal should be as high as possible, to achieve the best encoding, a 
transistorized inverter is best suited to this purpose, entailing a driver 
capable of switching the power transistors in the inverter such that 
switching losses are kept to a minimum and the different requirements 
presented by the power transistors are fully met. The power transistor 
switching characteristics are investigated to provide an appreciation of 
the problems involved and different driver requirements are derived. 
Practical circuits which meet these requirements are designed and tested. 
Various problems associated with the inverter design are also discussed. 
7.1 TRANSISTOR SWITCHING CHARACTERISTICS 
7.1.1 Transistor in "On" and "Off" Mode24 
As opposed to thyristor switching, in which a small positive pulse 
suffices, switching on of transistors requires a sustained base drive to 
. keep the device in continuous conduction. When a transistor is switched 
on, both its junctions are forward biassed, and the voltage VCECSAT) 
166 
across its terminals is low and only in the order of O.4-l.OV. A large 
current may flow,depending on the base drive,and the power loss in the 
device is very low. The losses during the "on" period depend on the 
collector current, the bottoming voltage and the base voltage and current. 
Care must be taken under varying load conditions, since if the load requires 
more collector current and the base current is below the corresponding 
value, the device will try to meet the load requirement by climbing up the 
saturation curve. This will result in an increase in the saturation 
voltage and the device dissipation, and this in turn may result in device 
failure. 
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In the "off" mode the transistors are biassed beyond the cut-off 
region, and with only a very small leakage current flowing through the 
device almost all the supply voltage appears across it. Losses during the 
"off" mode are dependent on the leakage current ICO ' and at high temperatures 
this may be considerable. A careful design of suitable heats inks minimises 
the possibility of device failure, by efficiently dissipating the heat 
created at the junctions •. 
7.1. 2 Transistor During "Turn_On,,25 
The current and voltage waveforms ,of a transistor during turn-on are 
shown in Figure 7.1, with the transistor being switched on by a positive 
base current, IBo The collector-emitter voltage VCE immediately starts to 
decrease rapidly, and the collector current IC sta~ts to increa~e. 
Even'tually, the rate of fall of V CE drops considerably, but V CE remains 
comparatively high because of the large IC component due to discharge of 
the stray capacitance. This results in a high peak value for the turn-on 
dissipation (shown by the dotted line in Figure 7.1). Later, as IC starts 
to fall VCE also decreases, reaching ultimately the normal saturation 
voltage corresponding to the values of IC and lB. 
In Figure 7.2, the effect of a faster rate-of-rise of base curr,ent IB 
is investigated. Here, the initially fast rate of fall of VCE is maintained, 
until VCE reaches a lower level than in the previous case. In consequence, 
both the peak and the average values of the turn-on dissipation are reduced. 
Figure 7.3 shows the same waveforms with a very fast-rising I B, which 
, overshoots somewhat. Here, VCE falls quickly almost to the true saturation 
voltage of the transistor. Again,. the turn-on dissipation peak and average 
values are greatly reduced. 
From the above three examples, it follows that the most desirable 
conditions at turn-on are obtained when a transistor is driven by a base 
current with a fast leading edge and some overshoot. 
--------- -- ---- ----- --
7.1.3 Transistor During "Turn-Off" 
The current and voltage waveforms during turn-off are shm"n in 
Figure 7.4. In practice, the VCE waveform is determined principally by the 
collector circuitry. The transistor adds little to the damping effect of 
this circuitry, except at the beginning of the turn-off period when it 
delays the rise of VCE ' 
The energy in the ICVCE (turn-off dissipation) pulse is dependent on 
both the turn-off time and the waveform of the collector current during 
turn-off. This is shown as a broken line in Figure 7.4. 
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In Figure 7.5, the effect of i~creasing the negative base drive voltage 
is shown. As it can be seen, the turn-off energy is reduced. The emitter-
base voltage VEB may be increased to V(BR)EBO' without ,any detrimental effect 
on the operation of high-voltage transistors, provided the reverse base-
current ratings are not exceeded. 
" 
7.1.4 Driver Requirements 
The driving waveforms must have very fast turn-on and 'turn-off times, 
corresponding to the high switching rate required of the power transistors 
incorporated in the inverter. Hence, the base current waveform must have a 
faster leading edge than that of the collector current waveform, entailing 
the use of faster transistors in the driver than in the inverter. 
The forward current transfer ratio hFE changes considerably with the 
collector current of the power transistor being driven. Figure 7.6 shows 
the variation of hPE with IC for a particular power transistor, and the 
considerable reduction at higher values of IC is evident. The characteristic 
also depends on the case temperature of the power transistor, and the driver 
must be designed to be capable of providing sufficient base current for 
.high values of collector current, taking the low value of hPE into account. 
Otherwise, when the load requires excessive current from the inverter, the 
power transistors, being short of base drive, will attempt to meet the 
requirement by climbing the saturation curve into the active region, 
resulting in a higher device dissipation and possible device failure. 
As the collector current increases, the switching times of the power 
transistor change as shown in Figure 7.7. The delay unit (refer to section 
6.2.7) must be adjusted accordingly, to provide sufficient delay so that a 
short circuit across the supply rails can be avoided. 
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Generally speaking,the tr~nsistor switch-on loss can be neglected 
compared with the switch-off loss, which is dependent on the turn-off time 
and the collector current waveform during switch-off. The turn-off time 
must be minimized to keep the switch-off loss to an acceptable level, and 
this may be achieved simply by supplying a reverse base current during 
switching from the "on" state to the "off" state. In this way, excess 
minority carriers present in the base region are swept quickly away and 
storage and fall times are reduced. It is thus necessary for the driver to 
be capable of providing reverse current through the base-emitter junction of 
the power transistor being driven. 
Since high potentials exist on the inverter side, the driver must also 
be capable of providing electrical isolation so that the electronic circuitry 
is protected. 
7.2 TRANSFORMER DRIVE 
Of the several different ways available for driving transistors, 
transformer drive26 offers the desirable property that the induced voltage 
, is relative to a particular point, irrespective of the actual voltage held 
by that point. Also, since the secondary of a transformer is electrically 
isolated from the primary, it cannot have any effect on the potential 
levels there. Since the induced voltage in the secondary is proportional 
to the rate-of-change of flux linkage, the flux must change to provide a 
drive for the transistor. 
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The circuit configuration shown in Figure 7.8 may be used to provide a 
drive for the power transistors in the inverter. It is a simple push-pull 
circuit, with the transistors operated in the grounded emitter configuration. 
A square wave input to this circuit causes transistor Tl to conduct for half 
the time, while transistor T2 is blocking, and vice-versa. In this manner, 
the current from the supply flows alternately through the two sides of the 
transformer primary and produces a rectangular voltage across the secondary. 
The behaviour of this circuit to a square wave input under no-load 
conditions may be determined by considering the equivalent circuit shown in 
Figure 7.9.a. When switch S is closed the conditions in the appropriate 
half of the primary may be expressed by 
L di + Ri = E dt 
where Rand L are respectively the resistance and the inductance of 
(7.1) 
one half of the primary winding and i is the instantaneous value of the 
current. 
Solution of equation (7.1) gives: 
-~t 
i = £(1 - eL ) R 
so that the self-induced primary voltage is 
-~t 
L di = E eL 
dt 
and the voltage induced in the secondary winding is, 
-~t 
= n E eL 
and assuming R«L 
and 
n2 
where n = - = 
v = n E 2 
secondary turns 
primary turns 
This analysis shows that primary current rises linearly and the 
(7.2) 
output voltage is rectangular in form. For the conditions considered i 
is the magnetizing current, and may be expressed as i . 
m 
The effect of load may be investigated with the help of Figure 7.9.b. 
Considering, for the sake of simplicity, a resistive load across the 
secondary winding: 
i + i . = i m 1 
Ri + R1i1 = E 
, di 
IH m E + L-= dt 
and solving for i gives: 
the 
E 
R+R . 
1 
-RR 1 
The first part of equation (7.6) is the magnetizing current and 
second part the current in the load. Hence the secondary voltage 
-RRl 
V2 
nERl L(R+Ri 
= --e Rl+R 
These results indicate that the effect of the load is to reduce 
the maximum value of V2 to Rl/(R+R1) of that on nO-load, and to cause 
V2 to fall from its maximum value somewhat more slowly than when the 
·no-load condition exists. 
If the time of contact closure (of the switch) is sufficiently 
short, the primary current may be represented approximately by; 
i=_E_+~t 
R+Rl L 
and the collector current flowing in the transitors is as shown in 
(7.3) 
(7.4) 
(7.5) 
(7.6) 
is: 
(7.7) 
Figure 7 .1O.a and 7.10. b, for a non-saturating transformer and a saturating 
transformer respectively. Since the transformer must not saturate 
(otheT\\1ise the voltage across the winding will collapse and the power 
transistor in the inverter being driven by the secondary will be short 
of base drive), the maximum flux density B must be held below the 
m 
saturation level B. By Faraday's law, 
s 
and by integration, 
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, 
and 
since 
:r 
fa Vdt 
~m-~r = (Bm-Br)·A = ~B.A 
VT = N.~B.A 
To avoid saturation equation (7.8) must be satisfied. 
7.2.1 Design of Transformer 
Using equation (7.8) and the following data for a ferroxcube 
4Smm pot-core transformer, 
v = 12V 
B ='2X1Q3 Gauss 
2 A = 3.62 cm 
and assuming a maximum pulse duration of 2.Sms is passed through the 
transformer, the number of primary turns is 
-3 VT 12x2.Sx10 N - -..:..-----".. = -----;:;----;;-- = 414 
P - A.~B.10-8 3.62x2 x103x10-8 
For 4V to be present across the secondary winding, the turns ratio 
must be 3, so that the number of secondary turns is, 
1 Ns = - N = 138 3 P 
The leakage inductance should be minimised, since the transformer will 
(7. R) 
be subjected to rapidly changing currents during the switching interval. 
For this purpose, a bifi1ar transformer winding is used to obtain tight 
coupling between the two primary windings. 
It is important to incorporate the feedback diodes D1 and 02 in 
the final arrangement of the circuit shmffi in Figure 7.11. For reacti ye-
loads, these diodes conduct to supply the out-of-phase portion of the 
load current. When the inverter switches from T1 to T2, an inductive 
load prevents the main load current from reversing instantaneously, and 
transformed load current must flow through 02 and back to the d.c. supply 
1"''' (or.. 
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until the load current reverses. The feedback diodes prevent the voltage 
across either ha1£of the primary winding from exceeding the supply 
voltage. These diodes not only maintain a square wave output under all 
load conditions, but also decrease the voltage requirements for Tl and T2. 
The d.c. supply should have a low transient impedance, and a capacitor 
at its output is useful in enabling it to both accept and supply power. 
7.2.2 Performance of the Driver 
Figure 7.12 shows the current flow when the secondary of the 
transformer is connected to the base-emitter junction of the power transistor 
being driven. As can be seen, the maximum forward base current is about 
O.SA giving a maximum collector current of SA for a gain of 10 of the power 
transistor. It can also be seen that the reverse current flowing through 
the junction is very small. The rise and fall times of the base current 
are very long, which will result in excessive dissipation in the power 
transistor during switching. 
When the secondary winding voltage is raised to increase the forward 
"and reverse current through the base-emitter junction, this will result in 
saturation of the transformer required to pass pulses of different time 
duration. - Since the outputs of the two secondary windings each drive the 
two power transistors in a branch, there must be a delay between the two 
l 
driving waveforms, to avoid the occurrence of a short circuit across the 
supply. The natural delays in the transformer are insufficient, especially 
when the switching frequency and the output current are high. 
Although transformer drive is desirable, the above disadvantages limit 
its use in this form of application. However, it may be useful for a fixed-
frequency system without a strict requirement on the switching times. 
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7.3 DIRECT DRIVE 
As the requirements presented by the power transistors of the inverter 
for a delta-sigmamodulated driving waveform are very difficult to be met 
with a push-pull circuit incorporating pulse transformers, it is necessary 
to adopt a different approach to provide a satisfactory drive circuit. A 
high speed optically-coupled isolator permits the transmission of a signal 
without direct electrical connection, and it can easily be incorporated into 
the amplifier design. The transmission of the variable pulse-width square 
wave switching signal from the low power signal circuits to the base drive 
circuit (attached to the power transistors) is thereby easily accomplished. 
A driver designed in this way must be capable of providing sufficient base 
current to ensure that the power transistor is in saturation. The rise and 
fall times of the base current must also be short to minimize the switching 
losses. It is also necessary to provide sufficient reverse base current to 
switch-off the power transistor quickly. 
7.3.1 Design 
Figure 7.13 shows the basic driver. The output of the delta-sigma 
modulator, having been transferred to the amplifier through the opto-
isolator, switches a pnp and an npn transistor pair, to connect alternately 
the positive and negative supply rails to the base-emitter junction of the 
power transistor. 
An opto-isolator type 305-759 comprises an infrared light emitting 
diode and a silicon photo transistor, and it can be used to ·accomplish· 
signal transfer with isolation up to a voltage level of ±2500V. A Schmitt 
trigger is also necessary to shape the transferred signal to provide both 
fast leading and falling edges. The opto-isolator must be used in a circuit 
configuration which gives a minimum delay, and that introduced by the 
circuit shown in Figure 7.14 is only about 2 )..Is. Since the same delay is 
caused by all the drivers (six are needed for the six power transistors in 
the inverter) the operation of the inverter is not affected. 
The driver requires two independent voltage supply rails, and these 
may be obtained as shown in Figure 7.15. It is important not to exceed the 
reverse base-emitter-breakdolVll voltage of the power transistors in the 
inverter and for this purpose the negative supply rail is limited to -4.7V. 
The complete circuit diagram of the driver is shown in Figure 7.16. 
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When transistor TR2 switches on transistor TR8 turns off, and transistor TR7 
becomes conducting. Hence, the base of the power transistor is connected to 
the positive supply railo When transitor TR2 switches. off, transistor TR8 
turns on, to apply a negative bias for the base-emitter junction of the 
power transistor to switch it off. The capacitors and resistors present in 
the base circuitry of transitors TR7 and TR8 act to speed up the switching 
process, so· that turn-on and turn-off times are both kept to a minimum. 
The capacitor-resistor combination in the collector of transistor TR7 
provides the overshoot of current required by the base of the power transistor 
when this is switched on. 
It is necessary to protect the power transistors, especially if the 
connecting loads between the driving circuits and the power transistors 
are long, since transient voltage drops due to the inductance of connecting 
leads can be significant with microsecond switching speeds at high currents. 
Tb limit transient voltages the clamping circuit shown in Figure 7.17 is 
connected directly to the base-emitter junctions of the power transistors. 
7.3.2 Performance 
Each driver circuit is connected to the base-emitter junction of a 
power transistor (2N3055) feeding an inductive load. Figure 7.18 shows the 
base current and the base-emitter voitage throughout the complete operational 
cycle, together with the expanded waveforms during the turn-on and turn-off 
periods. As can be seen, the driver produces nearly 2A of forward current 
and about 1.SA of reverse current .. From Figure 7.lB.c it can be seen that 
VBE stays positive for some time, although the base current is negative. 
This is due to the maintenance of charge by the input capacitance of the 
transistor. 
Figure 7.19 shows the collector current and the collector-emitter 
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with no negative voltage applied across the base-emitter junction during the 
turn-off period, i.e., the transistor turns off by itself. As can be seen, 
Ic reduces to zero in about l6~s and VCE reaches full supply voltage very 
quickly. As expected, there is considerable dissipation in the transistor, 
and the turn-off process is not satisfactory. 
In Figure 7.20. IC and VCE are shown when a negative voltage is applied 
to the base-emitter junction of the power transistor during the turn-off 
period. The collector current falls to zero in about 3.0~s and the 
dissipation in the transistor is considerably reduced. A further improvement 
can be obtained by connecting an inductor in series with the base-emitter 
junction, as shown in Figure 7.21, when IC falls to zero in about 1.5~s and 
the much faster turn-off process is accompanied by a greater reduction in 
the power dissipation in the transistor. The inductor in series with the 
base-emitter junction reduces the rate of fall of base current during the 
turn-off period. Otherwise, the fast decay causes the emitter current to 
fall very quickly to zero, when the emitter no longer influences the 
operation and normal transistor action is entirely absent. In such a case 
the recovery process is similar to that of the slow reverse recovery of a 
diode (collector-base). The inductor helps to maintain normal transistor 
action during the turn-off period, and by reducing the rate of fall of IB 
and giving an adequate storage time, it eliminates the collector current 
tail, as can be seen by reference to Figure 7.22. Since the inductor 
decreases the rate of change of base current it also increases the turn-on 
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time of the transistor, and for this reason it should be placed in the 
negative voltage drive circuit such that it is by-passed by the positive 
going base current. 
Figure 7.23 shows IC and VCE during the turn-on period, with VCE falling 
to zero in less than 0.5~s, and the dissipation of the transistor during 
turn-on being very small. Comparison of Figure 7.18.b and Figure 7.23 shows 
that the base current turn-on pulse has a considerably shorter rise time 
than that of the collector current, which is in good agreement with the 
requirements for the driver. 
The variation in the turn-off time with collector current is shown in 
Figure 7.24; without negative voltage, with negative voltage and with a 
series inductor. It is clearly seen that the application of negative 
voltage and the use of an inductor both considerably reduce the'turn-off time, 
making the transistor a much more efficient s\"i tch. 
The turn-off time is also dependent on the magnitude of the negative 
voltage applied across the base-emitter junction of the power transistor 
as shown in Figure 7.25. It follows 'th'at to obtain improved results a 
,large reverse voltage should be used,although care must be taken to ensure 
that the transistor reverse base-emitter voltage and current ratings are not' 
exceeded. 
The transistor used in the above tests has a minimum turn-off time of 
nearly 1.5~s, , as would be expected since a 2N3055-type transistor is not 
" a fast switching device. A fast switching transistor type ESMl6A gives a 
minimum turn-off time of less than 0.5~s, and for this reason was 
incorporated in the inverter. Since the turn-off time is very small an 
inductor in series with the base drive circuit is unnecessary. 
7.3.3 Load Line Shaping to Limit dV/dt 
As can be seen from Figur~7.19, 7.20 and 7.21,the collector-emitter 
voltage rises almost to its full value before the collector current starts 
178 
to fall. Although in Figure 7.21 the collector current falls very rapidly 
to zero, VCE is very high during this time and the dissipation in the 
transistor is still large. A snubber circuit27 incorporating a capacitor 
(see Figure 7.26.a) may be used deliberately to retard the voltage rise, 
by providing a path for load current during the turn-off period of the 
inverter transistors and thereby reducing considerably the power dissipated 
in the transistors. The collector current and collector-emitter voltage 
during the turn-off period are then as shown in Figure 7.26.b. The snubber 
circuit does not affect the efficiency of the inverter, since the dissipated 
power in the resistor is otherwise lost in the transistor. 
Figure 7.27.a and 7.27.b show respectively the IC/VCE excursion during 
switching without and with a snubber circuit and clearly confirm the 
arguments advanced above. 
7.4 INVERTER DESIGN 
7.4.1 Basic Inverter 
The basic 3-phase bridge inverter shown in Figure 7.28 comprises six 
power transistors Tl to T6 and six diodes Dl to D6. The inverter operates 
such that the direct voltage supply is chopped and applied sequentia1ly to 
the stator windings of the induction motor. The motor behaves like a 
-filter, and responds mainly to the fundamental of the voltage applied to 
its stator windings so that the current flowing in the motor approximates 
c1ose1y to a sine wave, with the closeness of the approximation increasing 
as the switching frequency is raised. For correct ope~ation, transistol's 
1,3 an~ 5 are driven by 3-phase signals while transistors 2,4 and 6 are 
driven by the inverse of these signals. Diodes D1 to D6 are necessary to 
return the reactive energy in the stator windings to the supply rails when 
the switching sequence changes. 
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7.4.2 Voltage Supply 
The direct voltage supply for the inverter can be obtained from the 
3-phase uncontrolled rectifier shown in Figure 7.29 and a ripple smoothing 
circuit. The necessary design equations 28 are included in Appendix 3. 
Using these equations, the requirement for a voltage supply capable of 
producing lOA at 300V with a ripple of less than 1% gives, 
ET(r.m.s.) = 128.2V 
ET (max) 
E 
max 
= 181.3V 
= 31SV 
. 10 , average current/rectifier leg = 3A 
I . /rectifier leg = S.77A 
r.m.s. 
I k/rectifier leg = 10.SA pea 
The 3-phase transformer must thus produce a maximum voltage of 181.3V, 
while the rectifiers must be capable of withstanding 31SV and passing a 
current of lOA. A smoothing circuit with L=16.2mH and C=2000~Fwill easily 
satisfy the ripple condition, with the bleeder resistor R being less than 
300n to ensure continuous current flow through the rectifiers. Another 
function of this resistor is to dissipate the reactive power in the motor 
windings since, with an uncontrolled bridge rectifier, the reactive energy 
in the stator windings cannot be returned to the supply rails. If the 
energy is not dissipated it will charge the capacitor, so that its voltage 
may increase to a value in excess of the breakdown voltage of the power 
transistors. 
7.4.3 Action of Fast Recovery Diodes 
The diodes D1to D6 in the basic inverter must have a fast recovery 
time, so as to prevent the occurrence of a short circuit across the input 
supply. 
Figure 7.30.a shows an inverter comprising, for simplicity, only four 
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transistors. If the bases of these are driven as shown in Figure 7.30.b, 
transistors Tl and T4 are on (during the period t l ) and the current flow 
through the inductive load is as in Figure 7.30.c. When transistors Tl and 
T4 are turned off T2 and T3 are turned on, after a delay time to avoid a 
short circuit across the supply. During this time t 2, diodes D2 and D3 
provide a path for the load current as shown in Figure 7.30.d, and after 
time t 2, transistors T2 and T3 are turned on for a period of t3. Assuming 
operation on the positive half cycle, and that t3 is very much smaller than 
t l , the current in the load will not reduce to zero to allow transistors T2 
and T3 to conduct. During this time the current still flows in the direction 
shown in Figure 7.30.d. 
Now, when transistors Tl and T4 are turned on again, there is a short 
circuit across the supply (as shown in Figure 7.30.e), since diodes D2 and 
D3 have been conducting previously. The short-circuit lasts until diode D2 
has recovered, and unless a fast recovery device is used the energy contained 
in the current pulse will be sufficient to destroy the power transistor Tl. 
-Figure 7.31 shows the current through diode D2 for two di~fere?t diodes, 
-with the supply voltage being kept low. As can be seen, the current is-reduced 
by 20 times and the t'ime period by 40 times, so that energy contained in the 
pulse is very greatly reduced. 
7.4.4 Inverse Mode Operation of Transistors 
- It was observed when the inverter was operated that the current flow 
through the transistors was bi-directional. When investigated further, it 
was realised that the freewheeling diodes would not conduct, apart from a 
. 
very small delay time, and that all the current that should flow through 
the diodes was in fact flowing through the power transistors. This was due 
to the bi-directional nature of the transistors, since current can flow 
either from the collector to the emitter junction or vice versa, depending 
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on the polarity of the applied voltage. The latter is the inverse mode 
29 . 
transistor operation ,as opposed to the normal mode when the current flow 
is from the collector to the emitter jun~tion. 
The situation explained above is illustrated by Figure 7.32, and the 
path enabling current to flow through the transistor Tl as shown in Figure 
7.30.c. When Tl is turned off, current is transferred to the rectifiers 
D2 and D3, as shown in Figure 7.30.d. After a delay time, transistor T2 is 
turned on, and if the saturation voltage across transistor T2 is lower than 
the voltage across diode D2, current will prefer the path through transistor 
T2. The power transistor ESM16A has a voltage drop of nearly IV for 
collector currents in excess of 6A, whereas the fast recovery diode lN3893 
has a voltage drop of O.9-l.4V. For collector currents less than 6A, current 
will thus flow through the transistor, avoiding the freewheeling diodes .. 
This situation must however by avoided, since the recovery time of transistors 
operating in the inverse mode is greater than in the normal mode, which 
creates the possibility that when transistor Tl is turned on again there 
will be a short circuit across the supply. Furthermore, since the current 
gain in inverse operation is very poor, a greater current demand will 
saturate the transistor, and will result in excessive dissipation. This can 
easily be avoided with diodes placed in series with the power transistors. 
'The final version of the inverter is shown in Figure 7.33. As can be seen, 
freewheeling diodes are connected such that if the protection fuse blo\~s 
the reactive energy in the motor can still be dissipated in the bleeder 
resistor. 
7.4.5 Overcurrent Protection Circuit 
Although thyristors of lOA nominal ratings may typically have a 60A 
rating for lOms, a lOA power transistor can take, perhaps, 20A for 3~s. 
Consequently, a fault condition causing the current to increase above the 
rating of a transistor, even if this persists for only a very short time, 
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will most certainly destroy the transistor. To prevent overload conditions 
destroying the inverter transistors, a fault detector is used to operate 
a "crowbar" thyristor and to blow the supply fuse. 
The circuit diagram of the 0vercurrent protection circuit is shown in 
Figure 7.34. The 0.1f2 resistor detects the current and, if the voltage 
appearing across the resistor is greatel' than the base-emitter voltage drop 
of transistor Tl, the circuit produces a turn on pulse to the gate of 
thyristor. This then short circuits the supply and the fast acting semi-
conductor fuse blows. 
7.4.6 Phase Current Monitor Unit 
A current monitor unit is necessary to observe the current flow in all 
three phases of the stator windings. It should be able to provide isolation 
as well as to pass currents of very low frequency. 
h "h "" 30 d " d f h" d h " T e .ser1es-c opper C1rCU1 t eS1gne or t 1S purpose an s mm 1n 
Figure 7.3S.a can be represented as in Figure 7.3S.b. Switches A,B,C and D 
are operated at a very high frequency (at least ten times the input 
frequency), and two sets are used so that the transformer does not saturate. 
The switches are operated in pairs, such that A and D close simultaneously 
while C and D are open, or vice versa. The waveforms at various points in 
.the isolator are shown in Figure 7.3S.c. 
As can be seen from Figure 7.3S.a, the switches are replaced by two 
series transistors operating in the inverse mode, i.e. passing current in 
the reverse direction. The reason for this is twofold 
a) t~e VCE(sat) drop is very low, so that when the transistor is on it 
is nearly a short circuit, 
b) the leakage current is very low, so that when the transistor is off it 
is nearly an open circuit. 
The two series transistors act to cancel their VCE voltage drops, thus 
reducing the error in the output voltage. A filter at the output is also 
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necessary to remove the high frequency switching components. 
The four pulse transformers driving the transistors are driven in turn 
b h bl 1 0 ob 29 f po 7 36 ° lOkH f Y t e asta e mu tlVl rator 0 19ure . operatlng at z requency. 
The primary and the secondary windings of the transformers must be shielded 
to reduce the effect of switching, and details of the transformer are given 
. 
in Figure 7.37. 
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CHAPTER 8 
EXPERIMENTAL INVESTIGATION AND PERFORMANCE OF 
INDUCTION MOTOR DRIVEN BY A DELTA-SIGMA f·10DULATED INVERTER 
209 
This chapter is concerned , ... i th the performance of an induction motor 
when supplied by the ~-L modulated inverter, and it describes the results of 
various tests carried out to assess the potentialities of the system. 
At the outset of the chapter, waveforms from different parts of the 
inverter circuit and with different loads are presented, to provide an 
appreciation of various operational features associated with the power 
controller. Since the most efficient use of the inverter is clearly very 
desirable, switching losses should be kept to a minimum and, with this in 
mind, these losses are discussed with the aid of experimental data. 
The chapter also considers the overall performance of the drive system, 
along with several relevant and related factors. In particular, the behaviour 
of an induction motor with a variable-frequency 3-phase sine-wave input is 
compared with its behaviour when fed with a ~~ modulated input. For this 
purpose, torque/speed characteristics are presented and discussed. 
The ~~ modulated system was designed to enable the motor speed to be 
controlled continuously and smoothly in both directions, with controllable 
acceleration and deceleration times. Results presented to illustrate the 
~ynamic performance of the induction motor provide experimental data for an 
appreciation of the above features in the system developed, as well as of 
the response of the system to sudden load changes. 
8.1 INVERTER WAVEFORl\1S 
Waveforms at various points in the inverter circuit were observed using 
a Telequipment type DM63 double-beam oscilloscope, with the aid of a current 
probe and amplifier, when current waveforms were being observed. 
8.1.1 Inverter Waveforms with Resistive Load 
Figure 8.1 shows waveforms of the voltages across two transistors in 
different phases of the- inverter, with a star-connected resistor bank used 
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as a 3-phase load. These waveforms are the same a~ those presented in 
Figures 5.25.a and 5.26.a, and were obtained at a supply frequency of 50Hz 
and a clock frequency of 10kHz. Figure 8.2 shows the corresponding 1ine-to-
line output voltage waveforms and Figure 8.3 the line-to-neutral output voltage 
waveforms for two different phases. The action of the power transistors in 
alternately switching on and off to produce an alternating output is clearly 
evident. 
Line-current waveforms for the two phases are shown in Figure 8.4. 
Although there is a small inductive effect, due to the use of wire-wound 
load resistors, the current waveform is not significantly filtered, and the 
effect of the high switching-frequency is again apparent. With a resistive 
load,negligible current flows through the freewheeling diodes connected 
across each power transistor in the inverter, and the power loss in these 
diodes is very small. Switching the power transistors from one state to 
another presents no problems with a resistive load. 
Figure 8.5 shows the effect of reducing the clock frequency to 5kHz, 
\ 
and Figure 8.6 and 8.7 show the line-ta-line output voltage and line current 
waveforms when the inverter output frequency is 30Hz and the clock frequencies 
are 10kHz and 5kHz respectively. A comparison of Figures 8.4 and 8.6 reveals 
that the high switching-frequency effect is more dominant in the line current 
waveforms at a supply frequency of 30Hz than at 50Hz, although the clock 
frequency in both cases is the same. The reason for .this is the reduced 
amplitudes of the input sine waves to the ~-L modulators for lower input 
frequencies. As will be recalled from Section 6.~.4, the absolute value 
. . 
.unit increases the amplitudes of the 3-phase sine waves as their frequency 
is increased, so that for lower output frequencies the action of the ~-L 
modulators causes more pulses to be present in each period of the output 
waveforms. 
211 
8.1.2 Inverter Waveforms with an Induction ~fotor Load 
Figure 8.8 shows the resulting line-to-line output voltage waveforms 
and Figure 8.9 the line current \'laveforms in two different phases of the 
inverter, with a 3-phase delta-connected induction motor loading the output. 
Although the voltage waveforms are similar to the resistive load case, 
the current waveforms are markedly different from those of Figure 8.4. By 
acting as a low-pass filter, the induction motor eliminates most of the high 
switching-frequency components, and the current waveshape is very nearly a 
sine wave. 
Figure 8.10 shows the effect of reducing the clock frequency. At lower 
clock frequencies the modulation is affected, and since some of the higher 
switching-frequency components are not now filtered by the motor, they cause 
the motor current waveform to depart somewhat from a sine wave. As the 
clock frequency is reduced further the motor current harmonics become greater, 
and significant pulsating torques are produced by interaction between the 
rotor harmonic currents and the fundamental rotati~g field. As a result, 
the motor rotation takes place in a series of jerks or steps, which may set 
"a lower limit to the useful speed range. The clock frequency at which 
pulsating torques have a noticible effect on the motor speed is observed 
experimentally at slightly lower than 1kHz. To enable smooth operation at 
low speeds to be obtained the clock frequency should not be less than this 
value, and by reducing the harmonic currents this will also keep the motor 
losses small. 
Figure 8.11 shows the line-to-line voltage and line current waveforms 
for an inverter output frequency of 30Hz with a clock frequency of 10kHz. 
Comparison of line current waveforms in Figures 8.9 and 8.11 shows that, 
although the clock frequencies are the same, the lower output frequency 
gives a current waveform closer to a sine wave, in accordance with the 
discussion of section 8.1.1. Figure 8.12 shows the effect of increasing 
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the clock frequency to 20kHz when, as expected, the motor current waveform 
approximates more closely to a sine ,.,.ave at the higher clock frequencies. 
Figure 8.13 shows the current waveforms of the t,.,.o power transistors in one 
branch of the inverter, and it will be seen that one transistor carries the 
load current for one half the period and the other provides a path for the 
load current during the remaining half period. 
With inductive loading, the freewheeling diodes connected across each 
power transistor return the reactive energy in the motor windings to the 
supply, when the transistors are turned off and the switching sequence changes. 
Current waveforms for a transistor and a diode are shown in Figure 8.14, and 
. 
in expanded form in Figure 8.15 to enable the freewheeling effect to be more 
easily observed. It will be seen from Figure 8.15 that, when a transistor 
switches off, current is transferred to the freewheeling diode until the 
transistor switches on again. During this time the diode current decays 
slowly, but since the time period is short it does not fall to zero. This 
confirms the assumptions made in section 7.4.3, where it was pointed out 
that freewheeling diodes should have a fast recovery time~ Since their 
forward voltage drops affect the efficiency of the inverter, fast-recovery 
diodes with small forward drops must be used. 
The voltage and current waveforms presented above show that the 
"inverter functions satisfactorily, and provides a 3-phase variable-frequency 
sine wave output suitable for controlling the speed of an induction motor. 
As the clock frequency is increased the motor currents approximate more 
closely to the sine wave necessary to keep the losses of the induction motor 
at an acceptable level. 
8.2 EFFICIENCY OF THE INVERTER 
This section investigates the inverter losses for both resistive and 
inductive loading, although since the inverter incorporates fast switching 
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power transistors, the losses are expected to be small. The inverter losses 
have three components 
a) those during the on state of the transistors, which are proportional 
to the saturation voltage VCE(SAT) and the collector current IC. 
b) those during the off' state of the transistors, which are proportional 
to the collector-emitter voltage and the leakage current through the 
transistors. 
c) those when transistors switch from the on to the off state or vice versa. 
There is an additional although small loss in the series and parallel 
di'odes in the inverter circuit. 
The losses under both (a) and (b) can easily be determined from the 
power transistor characteristics. For a maximum collector-emitter voltage 
of 200V and a maximum collector current of SA, this loss is limited to about 
lSW for all the six transistors (type ESM16A) used in the inverter. 
Increasing the base currents of the transistors will reduce the collector-
emitter saturation voltage VCE(SAT) and hence the loss in case (a). However, 
it will also increase the storage time of the transistors and thereby limit 
the maximum switching frequency. Similarly, increasing the negative drive 
voltage will reduce the leakage current through the transistors,so that the 
,loss in case Cb) is kept to a minimum. Nevertheless~ since the losses in 
cases Ca) and (b) are only a small proportion of the total loss, an increase 
in the positive and negative base drive will not have any appreciable effect 
on the overall efficiency of the inverter. However, the loss in case (c) is 
one of the most important parameters in the operation of power transistors', 
especially when the load is inductive. Careful design considerations are 
needed to limit it to the safe level determined by the maximum power 
dissipation that will not cause the maximum junction temperature of the 
power transistors to be exceeded. By preventing excessive dissipation in 
the power transistors, the snubber circuit described in section 7.3.3 enables 
safe operation of the inverter. The snubber circuit does not alter the 
efficiency, as discussed in Section 7.3.3. 
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Figure 8.16 shows the variation in the total inverter losses as a 
function of the switching frequency, for both resistive and inductive lo.ads. 
The losses are obtained as the difference between the input power as derived 
from the input voltage and current and the output power as measured by two 
wattmeters. The inverter output frequency is kept constant at 50Hz and 
measurements are presented for an input voltage of 200V and an output current 
of SA. It can be seen that although for a resistive load the inverter losses 
are small~ they increase linearly with the switching frequency. For an 
inductive load the inverter losses are larger,and increase more rapidly at 
higher clock frequencies. "Although Figure 8.16 ignores the power loss in 
the base-emitter junction, this will be negligible in comparison with the 
total inverter loss. The increase in the inverter loss for inductive loading 
is mainly due to the increased switching losses discussed above for case Cc), 
although the forward drops of the freehweeling diodes now also contribute to 
the total inverter losses. Although these losses are not.likely to present 
any problems in normal operating conditions, since they are dissipated in 
the semiconductor devices, an overload condition may result in inverter 
failure because the small thermal capacity of the inverter transistors 
causes them to heat up very rapidly. Although the induction motor may carry 
large overcurrents for quite considerable intervals of time without undue 
overheating, these same overloads would cause destructive heating in a 
transistor in a fraction of a second. For this reason, it must be ensured 
that power transistors are mounted on efficient heats inks which conduct heat 
away from the temperature-sensitive junctions. For the same reason, direct-
on line starting is not advisable, especially with a transistorized inverter, 
unless a current limiter is incorporated as part of the overall system. 
Figure 8.17 shows the efficiency of the inverter as a function of the 
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output power, for three different clock frequencies and with a star-
connected inductive load. Since the measurements were taken with moving-
coil instruments they are subject to some error, but they do indicate that 
the efficiency is very high, especially at lower clock frequencies. Despite 
harmonic currents causing the motor losses to be high at lower frequencies, 
an optimum situation can be reached with an inverter efficiency of above 90%. 
Assuming that the ·inverter efficiency is not to be lower than 90%, Figure 8.17 
shows that the maximum switching frequency is limited to about 40kHz. 
Although this is sufficient to ensure satisfactory encoding and also to 
keep the ~otor current as a good approximation to a sine wave, better power 
transistors with smaller switching losses must be used if higher clock 
frequencies are required. Figure 8.17 shows further that, as the output 
power decreases, the fixed losses in the, inverter cause the efficiency to 
drop. The fall in the inverter efficiency at large output powers evident in 
Figure 8.17 is due to saturation of the power transistors. It will also be 
noticed in Figure 8.17. that, for higher switching-frequencies, the fall in 
efficiency begins to occur at smaller output powers. 
The inverter efficiency at low output frequencies is slightly less than 
that given by Figure 8.17, since more pulses are then present in each period 
of the output waveform. Although the reduction is small, each transistor 
carries the full input current for an appreciable interval and their rating 
must be decided accordingly. 
8.3 TORQUE-SPEED CHARACTERISTICS 
The torque-speed characteristics of an induction motor with a variable-
frequency input have been discussed theoretically in section 2.1.4, on the 
basis of an equivalent circuit. In the present section, experimental torque-
speed characteristics are first presented for a motor (details of which are 
given in Figure 8.18) supplied with a balanced 3-phase sine wave input, so 
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that the validity of the assumptions made in Chapter 2 is clearly 
demonstrated. The measurements were taken such that when the stator 
frequency was reduced the input voltage was also reduced in proportion, and 
the air-gap flux density was maintained at approximately its rated value. 
The experiment ,-;as then repeated with the !J..J: modulated inverter supplying 
the test motor, to enable a comparison of the two cases to be made and the 
behaviour of the induction motor with a ~L modulated input to be evaluated. 
8.3.1 Sine Wave Input 
A 3-phase variable-frequency sine wave input was obtained for the test 
induction motor using the experimental set-up of Figure 8.18, with the test 
motor coupled to a d.c. generator for loading purposes. The speed of the 
d.c. motor determines the frequency of the alternator output, whereas the 
field control of the alternator enables the amplitude of the output voltage 
to be controlled. 
Figure 8.l9.a shows torque-speed characteristics at the different supply 
voltages and frequencies detailed in Figure 8.l9.b. A comparison between 
Figures 8.l9.a and 2.4 shows that the torque-speed characteristics are as 
predicted theoretically. One notable feature of the characteristics of 
Figure 8.l9.a is the reduction in pull-out torque at the lower stator 
. frequencies, which may appear unexpected at first since the ratio Vlf is 
kept constant. However, when a machine is controlled. according to this 
relationship, the amplitude of the input voltage is not controlled as a 
function of the load, and the pull-out torque ata diminished stator frequency 
is less than at rated frequency since the flux density in the motor then 
decreases more with load. The resultant deviation of the pUll-out torque 
from the rated-frequency and voltage level is more pronounced at the lower 
stator frequencies, due to the increased significance of the resistive 
voltage drops. 
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8.3.2 Delta-Sigma Modulated Input 
Figure 8.20 shows torque-speed characteristics obtained with the motor 
supplied from the ~-L modulated inverter supply. At each input frequency 
the fundamental component of the inverter output voltage is made equal to 
the corresponding voltage with the motor supplied from the sine wave input, 
by using a wave analyser. As can be seen, the two characteristics of 
Figures 8.19 and 8.20 are closely similar. 
For a further comparison of the behaviour of the machine on the two 
supplies, the variation of pull-out torque with supply frequency is given 
in Figure 8.21. The amplitude of the input voltage is here increased 
somewhat at low frequencies to allow for the increased resistive voltage 
drops, and the ~-L modulated supply gives almost the same characteristics as 
the sine wave supply. It will also be seen that when the clock frequency is 
reduced the pull-out torque is also reduced, because of the affect produced 
as the modulation is affected. The reduction at higher speeds is caused by 
overloading of the modulators, and this can easily be avoided by reducing 
the input to the modulator and increasing the d.c. supply. level to the 
inverter. Adjustment of the gain of the Vlf control unit of Figure 6.26 is 
sufficient for this purpose. This facility for adjustment of the control 
characteristics to maintain the motor flux density close to its rated 
value constitutes a very important advantage of static inverter systems 
over a competitive motor-alternator system. Such systems lack the ability 
to produce a sufficient increase in the low-speed torque, owing to the 
inability of rotating generators to provide the necessary increase in the 
voltage-to-frequency ratio, unless they are considerably increased in size. 
Figure 8.22 shows the variation of starting torque with supply frequency, 
with the vOltage-to-frequency ratio again kept constant. Over the upper 
part of the range of frequency the starting torque decreases with an 
increase in the supply frequency, whereas for the lower part of the range 
---------------------------- - -----------
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it increases with frequency. This is as predicted by theory, and can easily 
be verified by substituting s=l in equation 2.12. It should also be noted 
that if the motor is started at a high voltage and frequency, in a manner 
corresponding to direct-on-line starting on a normal supply, not only is 
the starting torque relatively poor, but the starting current is many times 
the full-load level and the inverter rating required is considerably 
increased. To avoid this obviously undesirable outcome, the motor should 
be started by increasing the frequency and voltage gradually from low initial 
values. As Figure 8.22 shows, the two characteristics obtained with the 
sine wave and the 6-L modulated supplies are essentially the same. 
8.4 EFFICIENCY OF THE INDUCTION MOTOR 
In this section the efficiency of the induction motor used in the tests 
is investigated, with both a sine wave supply and a 6-L modulated supply, to 
determine qualitatively the additional losses which are present with non-
sinusoidal exictation. Figure 8.23 shows the variation of the efficiency 
with output power at rated input frequency, and when fed from the 6-L 
modulated inverter, when the motor efficiency is seen to be slightly reduced. 
This is due mainly to the increased stator losses which arise with non-
sinusoidal excitation, when the increased leakage flux produced by the 
-harmonic currents results in a higher magnetising current. The harmonic 
copper loss in the rotor is also an important factor in the reduced 
efficiency, and a low-resistance rotor may be needed to significantly 
reduce this effect. 
The above losses cause additional motor heating and, with small motors, 
the minimum frequency is often limited to about 10Hz by the need to prevent 
overheating due to the reduced ventilation at low speeds. The upper limit 
of the speed is restricted by the increased core loss as the frequency of 
the supply voltage rises, although up to a certain level these can be 
dissipated by the built-in fan. However, if the frequency is further 
increased a drop in torque has to be accepted (the upper limit of the 
supply frequency to standard induction motors is normally about ISO-200Hz). 
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Although Figure 8.23 shows that the efficiency is slightly reduced with 
a ~-L modulated supply, keeping the switching frequency high ensures that 
the losses are kept to a minimum. This will also limit the temperature rise 
of the motor when prolonged operation at low speeds is required, or if speed 
reversals are frequently made. 
8.S DYNAMIC PERFO~~NCE OF THE SYSTEM 
Although induction motors do not usually become unstable on an infinite 
system, an oscillatory response can be predicted3l - 32 if the supply frequency 
is sufficiently reduced, especially for small motors with a low inertia 
constant. The stability may be improved by reducing the magnetizing 
reactance and increasing the stator and rotor resistances in such cases. 
Another source of instability arises from the inveraction between the 
motor and inverter, since the inverter has a finite source impedance. This 
-impedance may be introduced by a transformer or by the filter which smooths 
thed.c. supply. At low frequencies instability may occur33 through an 
interchange of energy between the motor inertia and the filter inductance 
-and capacitance, although in many cases this may be eliminated by altering 
the value of the filter capacitance. However, when the test motor was 
supplied with the ~-L modulated inverter, these effects were not observed. 
The system was stable over a wide speed range and responded well to sudden 
load changes in load to speed. To illustrate this, Figure 8.24 shows ultra-
violet recordings of the motor speed and current following a step change in 
speed, for three different settings of the acceleration control. Under the 
action of this unit, a run-up from standstill can be achieved more quickly 
than by the usual step application of power at rated frequency. The machine 
currents are also smaller, but the optimum rate of change of frequency'is 
dependent on the load inertia. 
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A complete speed reversal from full speed in one direction to full speed 
in the opposite direction also takes a shorter time when the voltage and 
frequency are varied uniformly with time, as is evident from Figure 8.25 
which shows the effect of different settings of the acceleration and 
deceleration control. As can be seen, the system behaves as expected and 
the acceleration and deceleration times can be controlled. To accelerate 
the loaded motor requires larger currents than when the motor is unloaded, 
as shown in Figure 8.26 where the motor speed and currents are shown for 
two different settings of the acceleration control. 
Figures 8.27.a and 8.27.b show the motor current and speed following 
the sudden application and removal of load. When load is applied the motor 
speed reduces and the current increases, and the reduction in speed can only 
be avoided by closed-loop techniques, as described in the next chapter. 
As discussed in section 6.2.3, the system developed has the facility 
of speed reversal by the inherent action of the 3-phase v~ltage controlled 
oscillator, and this can be seen from Figure 8.28 which shows the motor 
currents in two phases of the test motor during a speed reversal. 
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Figure 8. 3: LINE TO NEUTRAL OUTPUT VOLTAGE WAVE FORMS 
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Figure 8.4: LINE CURRENT WAVEFORMS 
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Figure 8 . 6 : LINE TO LINE VOLTAGE AND LINE CURRENT WAVEFORMS 
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Figure 8.7: LINE TO LINE VOLTAGE AND LINE CURRENT WAVEFORMS 
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Figure 8.8 : LINE TO LINE VOLTAGE WAVEFORMS WITH INDUCTIVE LOAD 
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Figure 8.9: LINE CURRENT WAVEFORMS wITH INDUCTIVE LOAD 
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Figure 8 . 11.: LINE TO LINE VOLTAGE AND LINE CURRENT WAVEFORMS 
WITH INDUCTIVE LOAD 
200V/cm 
lA/cm 
fc = 20kHz, fs = 30Hz 
Time 
lOms/cm 
Figure 8.12: LINE TO LINE VOLTAGE AND LINE CURRENT WAVEFORMS 
WITH INDUCTIVE LOAD 
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Figure 8.15: TRANSISTOR Ai~D FREWHEELING DIODE CURRENT WAVEFORIvtS 
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CHAPTER 9 
OPERATION IN CLOSED LOOP MODE 
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The open-loop operation of an induction motor at variable frequency 
provides a satisfactory variable-speed drive when the motor is required to 
operate at a relatively steady speed for long periods. When the drive 
requirements include rapid acceleration and deceleration an open-loop system 
may prove unsatisfactory, since the supply frequency cannot be varied very 
quickly, or, (as discussed in section 6.2.2) the rotor breakdown frequency 
is exceeded. Beyond or near the breakdown point (when the pull-out torque 
is exceeded), the rotor current is large, but the power factor is low and 
the output torque and efficiency are small. Although this requirement may 
be partially met by the acceleration and deceleration control unit of 
Figure 6.10, closed-loop feedback methods are still needed if precise speed 
control is required. 
This chapter is concerned with different closed-loop techniques that 
are applicable to induction motors. Having discussed qualitatively the 
performance on such supplies, a simple prototype scheme that can be used 
with the ~_E modulated inverter system is described,and experimental results 
which demonstrate the operation of the closed-loop scheme are presented. 
9.1 . CONTROL TECHNIQUES 
As will be recalled from equation 2.l2.of section 2.1.4, the torque 
produced by an induction motor on a variable-frequency supply is 
E2 
2 
T = 2" 
W 
s 
where sr is the rotor slip to a base frequency wl and Ws is the synchronous 
frequency. This equation shows that the torque is dependent only on the 
slip s and the excitation E2/w , and that it can be controlled by adjusting 
r s 
either in isolation or both in combination. The choice of the' particular 
mode of control depends on the load, the motor, and the controller. 
The above torque equation is valid for both positive and negative slip 
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frequencies, corresponding respectively to motor and to generator operation. 
For motor operation, a predetermined rotor frequency f is obtained by 
applying a stator frequency f =f +f, where f is the rotational frequency of 
s r r 
the motor. Negative slip implies generator operation with a supply frequency 
less than the rotational frequency by an amount f, that is f =f -f. Motor 
s r 
or generator operation with a predetermined rotor frequency can therefore be 
obtained by closed-loop control of the absolute slip frequency. 
The most desirable kind of closed-loop operation is achieved by controlling 
directly the air-gap flux of the motor. In such a system the air-g&p flux is 
monitored, using either a Hall-effect transducer or a stator search coil, and 
is adjusted to the desired level by variation of the terminal voltage so 
that E2/ws has the required value. If the rotor frequency and the air-gap 
flux are constrained to remain constant, then the rotor current is also 
constant. Since a constant air-gap flux demands a fixed magnetizing current, 
the stator current (which is the sum of the referred rotor current and the 
magnetizing current) is also fixed. Consequently, a closed-loop system with 
a constant stator current develops a constant shaft torqu~ at all motor 
·speeds. Alternatively, if the stator current is itself adjusted in a feed-
back loop and the air-gap flux is also controlled, the rotor frequency is 
automatically determined without being directly controlled. Another possibility 
is the direct control of the stator current and the rotor frequency, which 
provides indirect control of the air-gap flux. This .mode of control has 
the"advantage of no transient current surges, and a large overcurrent 
capacity is unnecessary. This makes possible a more economic inverter 
design, in which the power transistors are fully utilised during normal 
operation. 
The above induction motor drive possibilities in which the rotor 
frequency is controlled are known as controlled-slip drives. The simplest 
way to control the slip frequency is to keep it constant. The power factor 
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of a motor operating at a fixed-slip frequency is approximately constant 
and is independent of the motor speed, although at low frequencies increased 
resistive effects cause the power factor to change with speed. If the value 
of the fixed-slip frequency is chosen for optimum efficiency at the middle 
of the speed range, a performance with a high efficiency can be maintained 
through a wide speed range. The efficiency can be improved by programming 
the slip frequency with speed, although since the gain is small this form 
of control is usually only recommended for high horsepower systems. 
The above discussion shows qualitatively that, in a closed-loop system, 
operation always occurs at a smaller and controlled slip, thereby yielding 
a high torque at a high power factor and with low losses. Figures 9.l.a and 
9.1.b show two desirable forms of torque-speed characteristics which can be 
easily obtained by using the above principles. 
9.2 DESIGN 
Cl d 1 h " 11 bl" h d34- 37 " h f" Id f ose - oop tec n1ques are we esta 1S e 1n t e le 0 a.c. 
motor control, and a typical system that can be used with a ~-L modulated 
inverter is shown in Figure 9.2. The system controls the air-gap flux 
indirectly, by regulating the voltage fed to the machine. The actual motor 
speed is measured by a tachogenerator, although alternative electronic means 38 , 
.in which an analog signal proportional to the slip level is derived from the 
electrical quantities (i.e. voltages, currents) by performing simple signal-
processing operations may also be adopted. Such an arrangement would offer 
the advantages of simplicity and ruggedness, since a tachogenerator has 
brushes or slip rings which limit its use in dangerous environments. 
, Although electronic means are normally preferable they require complex 
circuitry, and a simple tachometer for the purpose of the present 
investigation is satisfactory. 
Assuming the actual speed of the motor is less than the demanded speed 
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the stator frequency is f +f, tllcnon starting a large torque is developed 
r 
to accelerate the rotor to the desired speed. When the actual speed 
exceeds the demanded speed the stator frequency is f -f, and the machine 
r 
operates as an induction generator and returns energy to the supply. A 
slip limiter is also necessary in the control circuitry, so that the 
demanded rotor frequency can never exceed the breakdown value in either the 
motoring or the generating regions. This permits stable operation close to 
the breakdown point, and by providing a large reserve of machine torque 
improves the dynamic performance of the system for sudden changes in the 
demanded speed. 
Since a change in the polarity of the slip signal causes a reversal of 
the machine torque, it also reverses the direction of the power flow. The 
direction of rotation is determined by the phase sequence of the stator 
supply, and a reversal of the phase sequence is obtained statically by means 
of the control circuitry (see section 6.2.3). By means of independent control 
of the direction of rotation and the slip polarity, four-quadrant operation 
is thus possible, giving motor or generator operation in either direction of 
rotation . 
. It was explained in section 8.4 that it is not sufficient to control 
the amplitude of the stator voltage in proportion to the stator frequency, 
because the torque available from the induction motor decreases severely 
when the machine is loaded at low speeds. Figure 9.3 shows a scheme in which 
. I 36.. d h h h I b a correct1ng e ement 1S 1ncorporate ,suc t at testator vo tage can e 
varied with load to ensure a requirement of high torque at low speeds can be 
met. A current-limiting control loop is also included in this scheme, by 
deriving a current feedback signal from the voltage across the O.ln resistor 
of Figure 7.33, after isolation and filtering. If the reference current value 
is exceeded the limiter acts to reduce the input voltage to the multiplier 
unit of Figure 6.2, and by reducing the amplitudes of the 3-phase sine waves 
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(which feed the three 6~ modulators) prevents the currents of the motor 
from becoming excessive. 
Figure 9.4 shows the complete circuit diagram for the controller of 
Figure 9.2. Since the control loop is required to provide both a zero 
steady-state error and a fast response, a proportional plus integral (PI) 
controller is used. The limiter which follows the amplifier operates on 
the same principles described in Figure 6.9. The output of the controller of 
Figure 9.4 goes to the voltage controlled oscillator and the absolute value 
unit of Figure 6.6. 
9.3 PERFORMANCE OF THE INDUCTION MOTOR ON CLOSED-LOOP 
Figure 9.5 shows the torque-speed characteristics obtained with closed-
loop operation of the 6_L modulated system. It will be seen that the speed 
is now constant and independent of load, and that the system behaves as 
expected. Since the correcting element mentioned in section 9.2 is not 
incorporated, the pull-out torque decreases as the supply frequency is 
reduced. 
Although the dynamic performance of the open loop system discussed in 
section 8.5 is stable, the closed loop system.may oscillate, unless careful 
attention is paid to the system of the PI controller. Adjustment of the 
time constant and the gain factor in the controller enable different 
performance requirements to be met, such as maximum allowable overshoot and 
a specified accuracy. Figures 9.6 and 9.7 show motor speed and current 
waveforms for a large step change in the reference voltage, with the motor 
on no load and on load respectively, and show that the motor speed reaches 
the reference value quickly and that the transient performance is 
satisfactory. The overshoot of current evident in Figure 9.6 may be 
controlled by the current limiter discussed in the previous section. 
Figures 9.8.a and 9.8.b show the motor speed and current waveforms 
following respectively the sudden application and removal of load. IVhen 
load is applied, the motor current and the input frequency are increased 
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by the controller, so that the motor speed is held constant. When the load 
is removed the motor speed tries to increase, but the motor current and the 
input frequency are reduced so that the speed is gain held constant. 
9.4 ADVANTAGES OF OPERATION IN CLOSED-LOOP MODE 
The results presented in section 9.3 demonstrate that, by operating the 
induction motor in a closed-loop mode, the slip frequency becomes independent 
of the loading, and efficient operation is achieved at light loads as well 
as at the rated load. With a controlled slip frequency the motor cannot 
pull out of step, and a maximum torque equal to the pull-out torque can 
safely be obtained. 
Another advantage of a variable-speed, closed-loop drive is its 
adaptability to various control functions, and the overall system character-
istics can be adjusted to suit the particular application. Stability of 
operation is ensured by incorporating a slip limiter. 
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CHAPTER 10 
CONCLUSIONS 
The conclusions arising from the project described in this thesis, 
together with suggestions for the future extension of the work, may be 
summarised as: 
1. The experimental investigation and the results presented in 
Chapters 8 and 9 show clearly that the 6,,:[, modulated speed 
control system developed in the research work offers an 
attractive possibility for use with small induction motors. 
2. Since control of both voltage and frequency are achieved in 
the same power circuit, the number of switching components 
is reduced, and the design of the inverter is much simplified, 
compared with the alternative methods discussed in section 2.2. 
3. The use of transistors in the inverter eliminates the need 
for forced commutation, and solves the problems of trapped 
energy inherent in thyristor based systems. The power 
handling capability of the present inverter could be 
increased by the use of better transistors. With a ESM16A 
type,transistor the total power that can be delivered is 
limi ted to about 2. 2kW, but the use of XGSR 10040 type 
transistors would enable this to be increased above SkW. 
Very high switching frequencies, of the order of 400kHz, 
are easily obtained with this device. 
4. Although a transistor inverter has low losses and a high 
efficiency, it suffers from the disadvantage of requiring 
·relatively large base currents for large output currents, 
which also limits the output power. The base drive may be 
optimised by careful design considerations, and requires 
special attention to increase the overall system efficiency. 
Alternatively, it is also worth mentioning that power FET's 
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rather than transistors can also be used if very high switching 
frequencies are needed, and this would avoid the need to provide 
a large base drive. The disadvantage of the relatively large 
on state resistances of FET's, along with their low power 
ratings, are expected to be greatly improved in the near 
future (at present the rating of one of the best power FET's 
available in the market is; device type: VN S46A, on resistance 
= 0.4.!l. at lOA current, SOY, SOW dissipation, 20 ns switching 
time with no storage time). 
5. Since the modulated frequency of the inverter output can be very 
high the upper limit of the motor speed range is also very high, 
and it depends mainly on the motor characteristics. The fl-r. 
modulated system also provides a satisfactory control down to 
very low speeds. 
6. Since the induction motor performance with the fl~ modulated 
supply is compared only with that of a sine wave. supply, the 
work· presented in the thesis can be extended further by 
comparing it experimentally with the other methods of speed 
control discussed in Chapter 2. It can safely be said that 
only the sinusoidal pulse-width modulation described there 
will provide results comparable with a fl-r. modulated system, 
and all other methods will prove to be inferior. Furthermore, 
since sinusoidal pulse-width modulation requires the comparison 
of a sawtooth waveform with a reference sine wave, fl-r. 
modulation is inherently simpler. The overall system is 
designed such that, as can be seen from Figure 10.1, only a 
single veroboard containing modulators needs to be changed 
for comparison purposes, which makes this a quite simple and 
straightforward work. 
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7. Induction motor stability investigations with the ~_L modulated 
supply is an area of further research with may prove fruitful, 
especially when the system is in the closed-loop mode of operation. 
8. The application of ~-L modulated systems in various other fields 
needs to be investigated. The induction motor speed control system 
developed in this research work is certainly not the only area in 
which the techniques are applicable. For example, applications 
involving class D audio power amplifiers seem to be an area in 
which ~-L modulation may prove a very satisfactory technique, 
especially using FET's rather than transistors. 
9. As can be seen from Figure 3.10, the output of the ~-L modulator 
is first integrated and then compared with an integrated version 
of the input. One possibility which arises from this is the 
use of the current wave form.in the motor winding instead of the 
integrated output of the ~-L modulator for comparison purposes. 
This needs further investigation, since it promises a system 
in which the motor current can directly be controlled with a 
reference sine wave. 
10. The application of ~~ modulation to induction motor speed 
control offers the advantage (over most of the existing techniqes) 
of reducing harmonics in the voltage, current and torque to a 
tolerable minimum, as well as permitting these to be varied. 
The torque-speed characteristics may also be adapted to 
different operational requirements. Speed reversal is feasible 
and the acceleration and deceleration times of the motor may 
also be controlled over a wide range. 
Finally, it can be said that with the availability of better 
and cheaper power transistors, ~ - L modulated speed control 
systems will present themselves as commercially viable 
techniques amongst the other and better known speed control 
techniques. 
Figures 10.1, 10.2 and 10.3 show the designed and constructed 
electronic circuitry, the rectifier, filter, driver, inverter 
and the induction motor used in the experimental tests. 
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Figure 10.1: 11tE ELECTRONIC CIRCUITRY 
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·1 
Ficure 10.2: mE RECTIFIER, FILTER, INVERTER AND 11fE DRIVE~ 
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Fieure 10.3: mE 3-PHASE INDOCTION r«>TOR AND 1HE D.e. GENERATOR 
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APPENDIX 1 
CALCULATION OF QUANTIZATION NOISE 
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1.1 DELTA MODULATION 
When the input to adelta modulator is zero, the pattern of the digital 
output is 10101010. The integrator output is therefore a triangular wave 
with peaks o~ ±~v/2, and the mean square difference between this and the 
input is 0~v)2/l2. This term represents the total error energy which is 
contained in a line spectrum of the multiples of f. lVhen a sine wave input 
c 
is applied to the modulator the error is greater, and it has been established 
17-19 by several authors that the mean-square error for various sine wave 
inputs is C~v)2/6. 
Because of its random nature and its periodicity in f , the spectral 
. c 
distribution of the total error has the form Csinx)2/Cx)2, and it can be said 
therefore that the energy contained in the positive frequency spectrum is 
equal to that which would result if the spectral density at the origin was 
held constant over a bandwidth from 0 to f /3. It follows therefore that 
c 
unfiltered Q-noise energy may be considered as flat throughout the range of 
the final output filter, so that if the receiver bandwidth is from 0 to B 
the mean quantisation noise 
Since 
power N is, q 
= C~v)2 3B 
Nq 6 f 
c 
21TYfO ~v = f 
c 
N = 
21T2y2f~B 
q f3 
c 
The mean square value of the overloading sine wave 
E2 y2 
= max 2 Cl+w2T2) 
f3 
and 5 c N = 41T2 C1+w2T2) f2B q 0 
assuming 2 2 w T »1 f3 
s c 
N = 41T2.41T2f2 1 q 
41T2f2 
f3 0 
s 0.025 c = N f2B q 
CALl) 
is: 
. 3 
f 
.c 
= 41T 2f 2B 2 • fOB 
(AI.2) 
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1.2 DELTA SIGMA MODULATION WITH SINGLE INTEGRATION 
Since in a delta sigma modulator, an integrator of transfer function 
H(jw) is placed at the input to the encoder, a complementary inverse process 
H-1 (jw) is included in the decoder. Both H(jw) and H-l(jw) in the decoder 
may be combined to give ~ decoder consisting of only a lbw pass filter. 
H(jw) H -1 (j w) II---o.--t L- ~ II----c.~ 
. filter 
.1 
It was shown in section 1.1 that the error power density at the input 
to the receiver of the low pass filter is approximately, 
(l1v) 2 3 
6 'f 
e 
The error power density at the output of the network H- 1 (jw) is therefore, 
( AV) 2 3 1 2 (AV) 2 3 Ll6 'f .[H- (jw)] = Ll6 • f 
c c 
assuming the low-pass filter bandwidth is from 0 to B, the.quantization noise 
power' at the output of the low pass filter is, 
B f2+f~ 
Nq 
1 (l1~) 2 3 df = 
'f f2 c 0 
(l1v) 2 B3 Bf2) = (- + 
2f f2 3 0 
e 0 
sunstituting for l1v, 
21T 2V2 B3 Bf2) N = (-+ q f3 3 0 
c 
and if B»fO 
21T2V2 (B) 3 N = . (f ) 3 q 3 
c 
(Al.3) 
The signal power at the output of the low pass filter is approximately 
equal to the signal power at the comparator input, or 
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The signal power of the output of the delta sigma decoder is 
E2 • [H- l (jw)]2 
2(1+w2T2) 
E2 2 2 E2 
= • (l+w T ) = 2 
2(1+w2T2) 
which is the mean power at the input of the system. The mean square over-
loading signal level is: 
E2 2 
max V 
-2-= T 
and the mean signal-to-quantisation noise ratio at overload is, 
(f ) 3 
s 3 c 
Nq = 4~2 (B)3 for fO«B 
1.3 DELTA SIGMA MODULATION WITH DOUBLE INTEGRATION 
By applying the same arguments as above, the error power spectral 
density at the input to the receiver low pass filter is, 
N = k2(bV) 2 ~ W/Hz where k=0.668 
,q fe 
-1 
and the noise power at the output of the network H (f) is, 
NI = k2(bV) 2 i . IH(f)1 2 
q c 
(f2 +f2l ) (f2 +f
2
2) NI = k2(bv)2 f2 . 
q c f2f2 
1 2 
-The total quantising noise at the final output (i.e. the output of 
the low pass filter of bandwidth B) is, 
By integration, 
(Al.4) 
N = q 
If fl is much smaller than Band f2 is smaller 
N = q 
and on substituting for k and ~v, 
2 
1 f2 (- +-) 
5 3B2 
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than B 
6.l44B3V2 2 2 Nq = f5 • (3B +5f2) (Al.5) 
c 
Assuming an input signal m(t):Esinwt at the input to the comparator, 
2 
the signal is Esinwt.H(f) and the mean signal power at this point is E2IH(f)12, 
The maximum mean signal power (corresponding to the limit of non-overloading) 
V2 2 isy.IH(f)1 
H(jw) 
The signal power at the output of the low-pass filter is approximately 
equal to the signal power at the comparator input. Hence the signal power 
. . -1 
at the output of the H (f) network is (to be consistent with the condition 
of non-overloading) 
2 V2 
,V2 IH(f) 12 '.IH-l(f) 12 = Y 
which is the maximum mean signal power of the system input. Hence, 
s 
N q 
s 
N q 
(Al.6) 
APPENDIX 11 
PROGRAr1 LISTING 
;I ;/ :I i/ tI ;1 If it It j" if/I 11;1 
JaR A4PLCC,EI~A2079 
LUFORTR,HJ 
JOBCOnE 50K 
VOl Ufo' E 99 0 9 
DOIJ;~ 2? 
~UN ,,15()O 
**** 
DOC lJ f1ENT SOURCE 
SIMULATION OF 6-E MODULATION 
LI"RARY(ED,SUBGROUP~AGF) 
LIORARY (ED,SllflGROU?IJSUH) 
LIBRARY (ED,SUBGROUPGRAF) 
P HO (j H MI (D S I G ) 
CO/-1rACT 
c a I t P R [ S S I IJ T E G ERA N D LOG I C A L 
I f~ pt JT 1 = C R 0 
oUTPUT 2 = LP(j 
TnflCE ~ 
EfJD 
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11 t\ S T E R D S I G 
REAL K 
REAL KY 
DIMENSION X(129);Y(129);K(1?9)iAA(1~R) 
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D I r\ E tJ S ION H H ( 1 2in , IW ( 1 28 , 7) , H ( 1 ? 8) , p ( 1 213) , 1J( 1 28) ',' 131 (1 29 ) 
D HI ENS I I) IJ B 2 Cl 2 ~.' ) , B:5 ( 1 2 r, ) , l1 (1 2 9 ) , Z 2 ( 1 2 9 ) , Z:~ ( 1 2 9 ) 
"iMENSION AY(~S),"V(~5),CY(~~)jDV(65),An(65),BD(65);tLST(14) 
DI!1ENSlrHJ zz(1?9) ,KY(256) ,CLOCK1 (256) 
D HI E t~ S 11} N B \) 1 (65) , BD? ( 6 5) , R () 3 ( 6 5 ) , B D '+ ( 6 5 ) 
DIM~NSInN E1 (3S),E2(35),E3(35)iE4(3S),ES(3S) 
(') HI ENS 1 (PJ C L 0 C K ( 1 29 ) , [\ [) 5 ( 6 5) , K 1 (64) 
C T HIS PRO G R 1\ '-1 f'i E SI,·, U L ATE S 
C DELTA SIGMA MODULATIUN AND 
C AN;\I.YStS TilE H,\R"iOfJlCS AND 
C PLtJTTES TilE VARIOUS I-JAVEFORf'IS 
CALL UTpOP 
00 77 J::1,20 
eRE " D C IJ H t: I~ EX:: C * SIN K 
C R Et\ () R, Rh 
C WHERER MH) RH ARE THE CIlARACTERISTICS 
C 0 F T 11 I: . L eVE L DE TEe TU R 
C IH T H i) J HER 0: T V 1\ L U E S () F RAN 0 R R NON Ll tJ EAR I T V 
C INTRODUCED AT THE LEVEL DETECTOR 
READ(1,100) C,~,RR 
100 FORrtATCH10.2) 
WRITE(~,33Q) C,R;RR 
33Q FORljI\T(1f1 ,///1(ix,?HC:::,F10.5,10x~-2HR=,F10.S,10X,3HRR=,F1(),51//) 
s=O.9 . 
pl=3.14159264 
c SIt tU L AT! () r~ 0 F I' HE 3" P t1 A S E I N P lJ T I,.J A V E FOR t~ S . . 
c-------~-----"--------------------------~------------ ------------------
DO 20 1=1,129 
~i::I-1 
- X ( I ) = C * S I :~ ( P 1 * ((~ / t) 4 • 0 ) ) 
- V ( I ) :: C <I: 5 I N ( i> I * ( ,': 16 4 • 0 ) + ( 2 • 0 * pI) f 3 • 0 ) 
2 0 K ( 1 ) = c * S I tJ { P I * ( ti / () I • • () ) - ( 2 • 0 * PI) 1 3 • 0 ) 
C B ~ fl 0 L HI IrE D ,~ 0 I S Elt; TFW (l U C F. D .H THE I i~ pUT 
c----------------------------------------~------------ .---.------.---.--
EflS::O.l 
CALL ~UISE(X,EpS) 
C INITIA-L VALIJES 
C .-------------------.---------.-----------------.----------.-.-._-
A1 <-1 )='U.O 
8 1 (1)::U.O 
82(1)::U.O 
n3(1)::u.<l 
z1(1)::R 
z2(1)::R 
z3(1)=R 
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C SI(lllLATIUN OF DELTA ... SI(jMA r40DuLATION 
c----------------------------------------------------- -------------~----
A1 (I)=X(I)-Z1 <1-1) 
A2=Y(l)-Z?(I-1) . 
A3=K(IJ-Z.HI-1) 
C INTF.GRATOR 
1)1 (I)=<B1 (I-1)*S)+A1 
B2(I)=(n2(I-1)*S)+A2 
B3(1)=(n3(!-1)*S)+AJ 
C LEVEL DETECTOR ACTION 
rF([}1(l).,U.O) 14,14;16 
14 l1(I)=RR 
GO TO 1..1 
16 Z1(0=R 
. 21 rF(U2(1)-U.O) 22,22;23 
22 Z2(I)=RH 
GO TO 1..4 
23 Z2(1)=1{ 
24 rF(D3(I)-O.0) 25~25;26 
25 z3(I)=RR 
GO TO 17 
26 Z3(0=1{ 
17 cOtJTItilJE 
C G R I~ P It P L (I T T I ti G 0 NTH ELl N F. PR TNT E R 
c~-------------------------··----------~·---------------.--~---------.-.-
TII1EO=1.0 
nELT=TIIlEO 
nO 29 1=1,128 
UI)(I,1)=B1(1) 
'O[l(I,Z)=X(I) 
B[\(I';S)=z1 (I) 
nH{I,it)=Y(I) 
RU(I,)=1.3*z2(!) 
n B ( I , (l ) :: K ( I ) ) 
29, 0 (3 Cl , 7) :: 1. 6 * Z 3 (J) , 
11 = 1 
12=120 
J1 =1 
J2=7 
IC3:;~ 
TOP=2.u 
D I p=- ~ • :) 
C rH i. P L r)T iH n 13 , 11 .; 1 2 , J 1 , J 2 , T p., EO, 0 ELT, J C 3, DIp, TOP) 
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C GRAPH PLOTTIIJG ON THE OFFLINE PLOTTER 
C INPUT AND OUTPUT 
c~-~--------------------------"----------~------------------------~-----00 333 r::1,129 
333 CLClCK<I ):1-1 
XtllIJ=O.O 
X 11 A X = 1 ~ n . 0 
Y rH IJ :: - ~ • 0 
yI1AX=2,O 
xINS=5.0 
yINS=3.0 
CALL UTP4A(XMIN,X HAX,YMIN,YMAX1s: 0 ,3.0,4HTIME,1,SHINPUT,1) 
CALL UTP4U(CLOCK;X,128,2) . 
CA L l. ti 1 S TO G ( Z 1 , K Y , CL 0 C K 1 , tJ) 
CALL UTp4B(CLOCK1,KY,N,2) 
C 3 - PHI I I PUT 11 '~D 3 - P H U !) T pUT 
c--"---~·--------------------"-------~-~--~----------------~-------------
X '·1 I ~; = 0 • 0 
XllAX=1 ~3. \) 
V 1-1 I 11=-1 .0 
vr, AX=1 .0 
XINS::S.O 
vINS=2.0 
CALL UTP4A(XHIN,Xl1AX,YMtN,VMAXiS: U,2,O,4HTIME,1;9H3PH-INPUT,1) 
CALL UT?4B(CLUCK;X,128,1) 
CALL UTP4B(CLOCK;Y,128,1) 
CALL UTP4J(CLOCK;K,128,1) 
Y fj I t~ :: -l . 0 
Y'~i\~<~2.0 
cALL UTP4A(XHIN,XHAX,YMtN'YMAX~S.O,2.0,4HTIME,1,7HbUTPUT1,1) 
C A L 1. il 1 S T () r, ( z 1 , K Y , C L 0 C K 1 , iJ ) 
CALL U1P4B(ClOCK1,KY,N,2) 
C ALL U T p 4 A ( X ,.1 I ~ , X I·' A X , Y r 1 I ~J , Y I~ A X 'i 5 ; 0 , 2 • 0 , 4 H T I ,.: E , 1 , 7 H 0 U T PUT 2 , 1 ) 
cA L L It 1 S T I) G ( Z 2 , K Y , CL 0 C K 11 rJ ) , 
CALL UTP4B(ClO~K1,Ky,N,2) 
CA L L UT P 4 tl ( X 1'-1 IN, X /I A;, , Y t·, I tl , V M A X ; 5 ~ 0 , 2 , 0 , 4 liT I r1 E , 1 <,' 7 HO U T PUT 3 , 1 ) 
C I\L L HIS TO G ( Z 3 , K Y , C L 0 C K 1 , N) 
CALL UTp4B{CLOC~1,Ky,N,2) 
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c----------------------------------------~------------ ------------------
x 1-11 ~! = 0 , 0 
X ri fI X = 1 ~ 8 '. () 
YllIi~=-1..0 
yliAX=2.0 
X I fJ:) = 5.0 
VlNS=2.0 
CA L L UT P 4 A ( X 1-1 IN, X f.1 A X , Y t,1 IN, Y r-~ A X 'i 5 ~' 0 , 2 • 0 , 4 H T I I,' E , 1, 5 H I N P IJ T , 1 ) 
CALL UTP4B(CLOCK;X,129,2) 
CALL UTP4A(XMIN,XMAX,YMIN,YMAX15. 0 ,2.0,4HTIME,1, 
117IlCOr1PARJ\TOR OUTPUT, 2) 
CALL UTp4~(CLOCK~A1;129,2) 
CALL UTP4A(XMIN,XMAX,YMIN,YMAX15. 0 ,2. 0 ,4HTIME,1, 
117HINTEGRATOR OUTPUT,2) / 
CALL UTP4H(CLOCK,B1;129;2) 
c ALL U T P 4/\ ( X f>1 I "l , X t1 A X , Y r-1 IN, Y r~ A X 'i 5 ~- 0 , 2 • 0 , 4 H TIll E , 1 , 6 H 0 U T PUT I 1 ) 
, CALL 1l1STOG(Z1,KY,CLOCK1,N) 
CALL UTp4B(CLOCK1 ,KY,N,2) 
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C CALCULi\TlUIJ OF FOUIUER COEFFICIENTS 
C -----------------------------------~------------------ ------------
\.) R I T E U , 1 1 2 ) 
117. FORI:AT(1H ,//110X,1?HFOURIER ANAlVSIS//t> 
I}RITE(t.,113) 
113 FOR I ~ AT ( 1 Ii , 3 H NO. , g X '; 1 0 H pER C ENT AGE, 1 0 X , 5 11 p HAS E I I ) 
L=1 
DO 28 1=1,1;~7 
IF(Z1<I)-U.O) 350,351,352 
350 AldL)=-1.U 
GO TO ~3 
351 AA(L)=-1.0 
GO TO 23 
352 A/\(L)=1.0 
28 L=L+' 
t):; 1 2 R 
t':::30 
CALL FOURV(tJ,AA,H,U,p,r·1) 
0033 1=2,30 
33 HIl(I)=100.*H{I)/1i(2) 
wRITE<~,11) (I,ilH(I),p(I>,r=2,30) 
11 FORI'AT<1H ,13,10X,F10. 1.';10X,F10;;4) 
C CALCULATIlJll OF FOUHIER COEFFICIENTS USING C06f1AF 
C --- •. -------------------~-----------~---------------~~-----------~-
\.,IRITE(l,112) 
NrJ=M. 
nO 34 1;:1,NN 
A'{(I)=AA(I) 
34 n v ( I ) :;: A A ( I +- I; t·: ) 
tl1 =!ltJ+1 
111 :::: 11~ 
CALL C06AAf Cf.. V , nv, "11,. FALSE., ~1', I lST) 
0 0 38 I:: 1 , ~i 1 
c'y'( 1) =AV( I) 
OY(t)=l3VCI) 
ADCI)=SQRTCCY(I)*CV(I)+-DV(I>*DV(J) 
38 C(J~jTINuE 
DO- 35 I 3:: 2 rt: 1 
BD1(I3)=A~S(100.0*DY(13)/OV(2» 
nv2(I3)=1vO.O~AD(I3)/AD{2) 
35 C(rJTII~UE 
0 0 37 11.=2,6'.,2 
aD3(I4):A8S(DY(I4» 
B04(I4)=2v.C*AlOG10(BD3(I4» 
r. DS(14)=20.0*ALOG10CAO(I4» 
37 CONTIliUi:' 
~RITE(l,3b) (I,CV(I),DY(I),BD1(I),AO(I),BD2(1), 
1~D4(I),~DS(I),t=1,64) 
36 FOR r 1 A T ( 1 fl , I 2 , 2 x , F 1 \) • 4 , 2 x , F 1 0 • 4; 2 x , F 1 0 • 4 , 2 X , 
1 F 1 0 • 4 , ~ X .; r- 1 0 • I. , 2 X , F 1 0 • 4 , 2 X , F 1 0 , 4 ) 
uRITE(I.,613) 
613 rl)I<IlAT<1H1,1BHIiARt-IONtC ANALYSIS) 
~! li J T E U , 11 It) C 
11/. FORJ1AT<1H ,?HC=,F'+.2) 
URJ"iE(~,115) 
115 PJRI1AT<11l ,2HNO,6X,10IlPERCENTAGF./) 
DO 41 1=2,64,2 
41 K1(I)::I-1 
I·) R I T E ( I. , 1 1 6 ) (K 1 ( I ) : B D 2 ( I ) , R 0 1 ( I ) , I :: 2 , 6 4 , 2 ) 
116 FORIIAT(11l ,12,6X~F10.4,6X'F10,4) 
E1 (J)=UDS(Z) 
E2(J)::13DS(4) 
F3(J)=Br'JS(6) 
E'dJ) ::BD5 (R) 
E5(J)::C 
77 COrlTINuE 
C PLtiTTPJG FUtWMIENTAL,3TH,5TH,7rH COMPONENTS 
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c------·----------------------------------------~----- -------------------
X I j I t~:: V • 1 
XI·~t.X=1 ,05 
yt'I rJ::-~o. 0 
yllAX=1 u. 0 
X I tl S :: 5 • 0 
yINS=4.0 
C t\ L L UT P I. A ( X r 11 N , X 1·1 A X , Y M IN, Y M A X 'r 5 ~ 0 
1~4.0,1HC,1,16HHARMONtCS IN nBS~3) 
~J:: 2 0 
C ALL II T P 'd~ ( E 'i , E 1 '; 1-1 , 2 ) 
CALL UTp4~(ES,E2;N,2) 
CALL UTP4B(ES,[3,N,2) 
CALL UTP46(ES,E4;N,2) 
CALL UTPCL 
STOP 
E IJ D 
sUBI{OUTINE PLOTll(A, 11, I2,J1 ,J2,TIMEO,DELT, IC3,()IP,TOP) 
C T HIS S lJ n R 0 UTI r ~ E pLO T S n A X HI ut·, 0 F TEN G RAP H SON THE SAN E P AGE • 
C FUN C T I OilS PLO T T [D ,\ R E $ TOR E D CO!. U ", N I.J 1 SEE A C H C 0 LlJt-1 N 
C EACH COLUf'lN COtJTAI~JING ONE CURVE 
C fI C M! "It'! rn; T ff E D A TAT 0 8 E PLO T T E 0 
C 11=1-11<ST ROt} IN THE PLOT 
C J 1 = BE (i I IHI PI G U F CO Llm r~ 0 F I'i A T R I X 0 F A 
C 12=t.:tJP OF ~()\J OF THE l·ll\TIOX A 
C J 2 ~ E fJ D () F THE COL U r'H! 0 F THE I,' A T R I X 0 F A 
C TIM[O~ THE STARTING POINT FOR THE ABSCISSAE 
C 0 ELT = TilE J f J C H Ell ENT F () R THE A El S C I S S A E 
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C tF IC3=O DIp & TOP ARE PRESET TO THEIRVALUES IN THE CALLING PROGRAM 
f) If' ENS 1 () IJ A ( 1 28 I 7) , SeA L [ ( 11 ) ; P L n T ( 1 () 1 ) 
7 
8 
£' I ,., E ~; S ION H ( 1 0 ) 
D 1\ TAil (1 ) , H ( 2) , H ( 3) , H ( I ... ) , Il ( S ) , H ( 6 ) , H ( 7) , H ( 8) , H (9 ) , H ( 1 0) , DOT, S TAR 
1 ';1\ LA r-J t\ / 1 fi * , 1 I1 X , 1 11 + , 1 H D , 1 HE, 1 H F 11 Ii (j , 1 H H , 1 HI, 1 H J , 1 H , , 1 H * , 1 H I 
l'll~ I T E (2, 1 7 ) 
1 7 ~ F 0 rH! A T ( 1 111 I / / 5 6 x'," 1 ? 11 G RAp HIe A L R F. S U L T S I I I ) 
1 Cl.::, 
IF(IC3.GT.O) GO TO 12 
T I) P :: .. 1 • 0 E 'I 0 
nO 71= 11,12 
DO 7 J= J1,J2 
I F (,' 0 P • (j T • A ( I , J » G U TO 7 
T()p::A«(,J) 
C 0 ~J T 1 rj LJ r: 
DIP::1. U E20 
. on 3 I = 1 1 , ! 2 ()o 3 J= J1,J2 
IF(DIP.LT.A(I,J}) GO TO 8 
I'd P::t\ (l, J) 
, r. () r~ TI tj U r: 
GO TO 13 
12 00 11 J;:J1,J2 
[)O 11 1=11,12 
IF(A(l,J).LT.Dl;.» 
IF(A(I,J).GT.TOP) 
11 cOiHliJ'JE 
13 DEL=~.1*{TOp-DIP) 
AU';J):OIP 
A(J ,J)=TOP 
FACTOH :: 100.0/(TOP-nIP) 
sr::t\I.E(1}= D[p 
tDIF=I~-I1 
tF(IDIF .. 2S)14,14;15 
14 ,SKIP::)O/IDIF'" 
1:: /.=0 
15 ci)IJTI,,-UE 
n 0 1 1:: 1 '; 1 0 
I( = 1+1 
SCALE(K)= S~ALE(I)+DEL 
1 cOWfItJUF. 
nO 2 I::: 1,101 
pLOT(I):DIIT 
2 co~n 1 fi U E 
WRJTE(~,3)(SCALE(I);1=1,11,,(PLOT(I),1=1,101) 
3 F (I fU I A T (1 6 X , F C) • ,;: 1 0 F 1 0 , 41 2 0 x , 1 Q 1 A 1 ) 
DO I. I ::: 2,100 
pLO T ( I ) = B LA ti K 
4 . cOIn I NUE 
T HI [ = T I t~ E 0 
DO 9 I = 11, 12 
DO) J::: J1,J2 
K=(A(1,J)-DIP)*FACTOR+1~5 
pLO T ( K ) =H ( J ) 
5 CONTPJUE 
~J H IT E (2 ',. 6) Tl j,1 E , {P LOT ( L> , L::: 1 , , 0 1 ) 
6 F n H 11 A T (1 X , F 1 1 • 6 , 0 8;~ , 1 0 1 A 1 ) 
DI{) 1 0 '-1: 2,1 00 
PLO, U1> =(3 LAN K 
10 cOrnllilJE 
pLOT(1)=DOT 
pLOT(101)=DUT 
T 1 r1 r: ::: T 1 I I E + D f L r 
IF{IC' .. 11E.O)GllTO 9 
()o 9 1~)=1,ISKIP 
\J i.; 1 T E (? '; 1 6 ) 
16 FOlnlAT (20~,'.' ,99X',",') 
. 9 cOWrl!:uF. 
33 p[TUR" 
E t.() 
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S LJ 0 H 0 UTi N E F () U R V ( N I f\ , 11 , lJ , P , " ) 
n I 11 £: N S 1 () ~j A ( "J ) , 11 ( iJ ) '; I' ( N) , P ( N ) 
fJ1=f1/2 
A IJ::: tJ 1 
C1~3.14159265/AN 
I ~2*rJ1 
U(1 ):::0. 
U(Z)=A(I) 
DO 1 L=1 ';11+1 
K:::L-1 
C:::2.*C US(C1*FlOAT{K» 
() 0 2 J:: ;. .,. 1 
'J 1 :::J ... J + 2 
2 u(J)=:U(J-1 )*C-l)(J-2)+,\(J1) 
AK=(Ot~*C*U(I)-l)(I-1)+A(1»/AN 
I F ( K ) 0 , 0 I 6 
IICK+1 ):::,\02. 
ptK+1>=O, 
GO TO 1 
6 IF(K-N1)3,O,O 
11(K+1 )=I\K/2. 
p(K+1 )=1,57079633 
GO TO :> • 
3 BK~(SlN(C1*FL0AT(K»*U(I»/AN 
H(K~1)=SQRTCAK*AK+BK*BK) 
P(K+1)=ATAN2(AK,BK) 
1 r,0rnIlJUE 
5' RETURN 
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C~------~--------~--------------------------------------------------------~ 
~UUROUTINE NOISE(X,EPS) 
C T HIS $ !J B R 0 : JT H; E A D [) S B ,-\ r J D L1 fI I T E 0 
C liOISE TO THE It"PUT WAVEFORI1S 
C AT INPUT X COIJTAINS DATA 
CON EX 1 T X CON T A I fJ lJ U T P Ll T 
oltlENSION X(129} 
KR=O.O 
I) 0- 1 9 I:: 1 , 1 29 
X(li=X<I)+UTR1 (,';1 JKR)*EPS 
19 C OIJn p" Ur: 
RETURN 
Er; rJ 
---' 
sURROUTINE HISTOG(Zz,KY;CLOCK1 IN) 
C THIS SUBfWUTINt SCALES THE INPUT OATA POINTS 
C TO DRAW A HIS10GRAM AND CHANGES THE OATA 
C TO· SUIT llTP4B 
C N IS iHE NO. OF POINTS TO BE JOINED BY UTP4B 
nEAL KY 
[) 1 '1 r: N S 1 0:4 Z Z ( 1 29 ) , K V ( 2 5 6) , r. L 0 C K 1 (2 5 6 ) 
KV(1)=Z7.(1 ) 
CLOCK1(1)=1.0 
1.=2 
tp2 
311 IF(ZZ(L).tJE.ZZ(L-1» GO TO 312 
K '( on :: K V ( tJ -1 ) 
C I. 0 C K 1 <In :; C L 0 C K 1 (N -1 ) + 1 '. 0 
N = IJ + 1 
L=L+1 
rF(L.GT.128) Go TO 313 
(iD TO 511 
312 KY (fD = P( v (14 -1 ) 
C L 0 C K 1 <r I) :: C L 0 C K 1 (fJ -1 ) + 1 • 0 
K V ( IJ + 1 ) :: - K Y ( N ) 
r. L 0 C K 1 (IJ + 1 ) ;: CL 0 C K 1 on 
N:::!l+2 
L=L+1 
IF(L.GT.12R) GO TO 313 
G 11 ,0 511 
313 COr.JTIillJE 
. RETURN 
Efl!) 
F Irn Sf! 
*'ltj;* 
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Doe IJ t'1 ENT DATA 
C 1ST ~ET OF DATA 
C C R RR 
0.1 1 • 0 -1 .0 
.1 5 1 .0 ";1 .0 
0.2 1 .0 ,;.; 1 .0 
.2S 1 .0 -1.0 
0.3 1 • I) -1 .0 
.35 1 .0 -1.0 
0.4 1 .0 -1 .0 
, It 5 1 .0 -1. 0 
0.5 1 .0 "1 .0 
,55 1.0 -1.0 
0.6 1.0 -1.0 
.65 1 ,0 -1. 0 
0.7 1 .0 -1. 0 
.75 1 • 0 -1.0 
0.8 1 .0 -1 .0 
.85 1.0 -1.0 
0,9 1 • 0 -1. 0 
.95 1 • () -1 .0 
1.0 1 .0 -1 .0 
1 • I) 5 1 • 0 -1.0 
c-~-----------~---------------------~-~--~----------------~-------~-----
C 2t~ D SET OF DATA 
, C C R RR 
0.1 0.7 -1.3 
, 0.15 0.7 ;'1 • 3 
0'.2 0.7 -1.3 
1).25 0.7 -1.3 
0.3 0.7 -1.3 
0.3 5 0.7 "'1. 3 
0'.4 0.7 -1 .3 
0.45 O •• , -1.3 
O.S 0.7 -1.3 
0.55 0.7 -1.3 
0.6 0,7 .. 1 .3 
0.65 0.7 -1.3 
0.7 0.7 -1.3 
0.75 0,7 -1.3 
0.8 0.7 -1.3 
0.85 0.7 -1.3 
0.9 0,7 -1. 3 
O. Q 5 0.7 -1.3 
1.0 0.7 -1.3 
1. 05 0.7 "'1. 3 
**** 
APPENDIX 3 
DESIGN EOUATIONS FOR 3-PHASE UNCONTROLLED RECTIFIER 
-~. 
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Voltage equations are 
where: 
Edc 
E 
max 
= 0.955 E 
max 
= 1.05 Edc 
E = E 
r.m.s. dc 
E = 13 ET (max) 
max .' 
ET(max) = maximum phase voltage of the transformer 
secondary. 
Current relationships are 
average current/rectifier leg, 10 = 0.33 Idc (same for inductive and 
resistive load) 
I /rectifier leg = 0.577 Idc (same for inductive and resistive r.m.s. 
Ipk/rectifier leg = 1.05 Idc (=Idc for inductive load) 
where Idc is the output direct current. 
load) 
fundamental ripple frequency = 6xf, where f is the supply frequency 
% ripple = r.m.s. fundamental ripple voltage xlOO = 4.0 
Edc 
crest working voltage = 1.05 Edc 
For a LC smoothing circuit, 
O • 1 1.133 ~ Tl.pp e = LC (L in Henrys and C in f' F) 
Edc 
r.m.s. ripple current = -4~6~SO~0--L 

